Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Cadence Taiwan
> 相關報導
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
相 關 報 導
2008
七月
14 Jul 2008:
CADENCE 益華電腦ALLEGRO GRE技術獲和碩聯合科技(PEGATRON)採用
-
EDN Taiwan
14 Jul 2008:
和聯採用Cadence Allegro GRE技術
-
Nikkei Taiwan
六月
12 Jun 2008:
Cadence益華電腦為台積公司設計參考流程 9.0版提供先進可製造性設計解決方案、統計分析以及低耗電設計技術
-
EDN Taiwan
11 Jun 2008:
聯華電子與Cadence參考設計流程以CPF為基礎
-
EEDESIGN
04 Jun 2008:
科管局SIPP計畫建置MEMS-SoC Design Kit
-
EEDESIGN
04 Jun 2008:
SIPP採用益華Virtuoso平台 加速MEMS-SoC產業發展
-
EETimes Taiwan
02 Jun 2008:
虹晶科技採用益華電腦低功耗解決方案 駕馭65奈米製程下電源功耗的挑戰
-
DigiTimes.com
五月
29 May 2008:
智原科技以益華電腦建構次世代低功率行動平台
-
科技日報
20 May 2008:
SiP開發者呼籲更高效的開發工具
-
EETTaiwan
14 May 2008:
芯原(VERISILICON)加入 POWER FORWARD INITIATIVE促進先進低功耗設計
-
EDN Taiwan
12 May 2008:
Cadence推出Virtuoso客製化IC設計平台
-
Digi Times
05 May 2008:
Cadence推出全新經量產驗證客製化IC設計新功能 強化先進製程設計解決方案
-
半導體科技
四月
14 Apr 2008:
群聯電子運用 Cadence益華電腦客製化與數位IC實現整合技術環境 提升設計效率與效能
-
COMPOTECH
14 Apr 2008:
群聯電子運用 Cadence益華電腦客製化與數位IC實現整合技術環境
-
半導體科技
三月
24 Mar 2008:
世芯加入PFI 發表低功耗設計方法指南
-
DigiTimes.com
21 Mar 2008:
凌陽科技選擇Cadence IncisiveR Xtreme硬體 加速產品Time to Market
-
Digitimes
21 Mar 2008:
凌陽科技選擇CADENCE益華電腦 INCISIVE XTREME硬體加速解決方案
-
COMPETECH
18 Mar 2008:
朝多合一的功率流程發展
-
EDNAsia
二月
27 Feb 2008:
名人講堂─益華台灣總經理張郁禮半導體M型化 單打獨鬥獨行俠時代結束
-
電子時報 2.27.2008 宋丁儀
01 Feb 2008:
Cadence將助力BMW開發新一代F1賽車
-
EETimes Taiwan
一月
28 Jan 2008:
Cadences RTL Compiler wins synthesis poll
-
EE Times
24 Jan 2008:
因應設計複雜度提升 Cadence積極建構端到端完整方案
-
EETimes Taiwan
23 Jan 2008:
開放式SystemVerilog驗證方法OVM提供網路下載
-
EEDESIGN
新竹分公司(Sales Office)
新竹科學園區工業東九路28號3F
TEL : 03-577-8951
FAX : 03-578-0422
免付費專線: 0800-351-589
website :
www.cadence.com.tw
人才招募
技術資料庫(FAQ)
Si2
OpenAccess
Open Verification Methodology
Power Forward Initiative