Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Cadence Taiwan
> 新聞發佈
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Company Location
*
Comments:
*
Send Yourself A Copy
臺 灣 新 聞
2013
|
2012
|
2010
|
2009
|
2008
十一月
25 Nov 2009:
九暘電子運用Cadence益華電腦Incisive驗證解決方案實現標準化的驗證流程
九月
23 Sep 2009:
益華陳立武:景氣應已落底 看好大陸、印度中產階級商機
14 Sep 2009:
Cadence益華電腦低功耗解決方案雀屏中選 納入創意電子(Global Unichip)的PowerMagicTM低功耗設計方法中
八月
27 Aug 2009:
CADENCE 益華電腦宣布張郁禮 (Willis Chang)上任帶領台灣團隊
11 Aug 2009:
聯華電子為低功耗、設計驗證與實現 以及具備DFM意識之設計 採用Cadence益華電腦 40奈米參考設計流程
七月
31 Jul 2009:
Cadence益華電腦針對台積公司設計參考流程10.0版 推出支援28奈米製程設計解決方案
28 Jul 2009:
芯原使用Cadence InCyte Chip Estimator準時地並以更低的成本交付晶片設計
六月
10 Jun 2009:
智原科技運用Cadence 益華電腦低功耗解決方案
04 Jun 2009:
中國中科院計算所採用Cadence Incisive Xtreme Ⅲ系統 驗證下一代多核處理器設計
四月
29 Apr 2009:
創意電子(GUC)採用全新Encounter數位設計實現系統 (EDI)以超過三倍加速的設計時程協助五千萬邏輯閘數全晶片設計收斂
23 Apr 2009:
Cadence益華電腦與台積公司共同合作推出六五奈米製程混合訊號/射頻參考設計套件 (Reference Design Kit)
10 Apr 2009:
CDNLive! Taiwan 2009 技術發表開始募集!
三月
11 Mar 2009:
矽統科技加入 POWER FORWARD INITIATIVE 協助實現具備功耗效率的運算平台
二月
09 Feb 2009:
ChipEstimate.com新增客戶對IP鑑定書
04 Feb 2009:
Cadence益華電腦 ChipEstimate.com IP Ecosystem 榮獲2009 DesignVision Award
一月
15 Jan 2009:
Cadence益華電腦擴大經銷產品供應服務陣容
12 Jan 2009:
Cadence益華電腦宣布陳立武(Lip-Bu Tan)擔任總裁暨執行長
新竹分公司(Sales Office)
新竹科學園區工業東九路28號3F
TEL : 03-577-8951
FAX : 03-578-0422
免付費專線: 0800-351-589
website :
www.cadence.com.tw
人才招募
技術資料庫(FAQ)
Si2
OpenAccess
Open Verification Methodology
Power Forward Initiative