Home > Solutions > Enterprise Verification Solution

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Enterprise Verification Solution 

Verification is the #1 challenge in today’s SoC development
While overall project costs have risen, verification costs and risks are growing even faster, becoming the toughest hurdle for SoC development teams. In many leading companies, verification costs now account for 60% or more of the overall project cost, and those costs continue to rise. Traditional verification flows and methods can no longer keep pace with these challenges; engineers need unique capabilities supporting the intent, abstraction, and convergence needed to speed silicon realization. .

Metrics are critical for managing verification costs and risks
Sound metrics are essential for managing the verification process, from initial verification plan development throughout the entire verification process. By having clear visibility into the verification process, engineers can optimize their resources and manage verification costs. A metric-driven verification flow allows verification bottlenecks to be spotted quickly and guarantees that the verification team and resources are effectively and efficiently deployed to drive toward verification closure in the quickest and most optimal manner.

Industry-leading verification technology foundation
The Cadence® Enterprise Verification Solution is built on industry-leading verification technology used by top SoC development companies. Starting with the creation of a verification plan that captures verfication intent and spanning all aspects of verification, the Cadence solution is built on a metric-driven methodology that allows for instantaneous measurement of progress in the verification process. Simulation, formal analysis, acceleration, emulation, and hardware-software co-verification—at all levels of design abstraction—yield verification metrics that can be constantly monitored and reported. Automation drives convergence to verification goals as issues and bottlenecks are quickly identified and resources can be allocated to tackle the most pressing issues. Metric-based results are reported against the original verification plan, providing data appropriate for all levels of management.

Strong ecosystem and support services
The Cadence Enterprise Verification Solution gives users access to verification services and training as well an extensive ecosystem of partners to create, complement, extend, and customize their verification environment. An extensive verification IP (VIP) portfolio allows users to get started easily with verification of standard interfaces and guarantees compliance.

The Cadence Enterprise Verification Solution:

  • Reduces project costs: With verification automation, off-the-shelf VIP, methodology-driven scalability, and a metric-driven approach, engineers have constant visibility into the verification process and can better manage verification costs. Convergence to verification goals happens more quickly and more predictably, maximizing project resources and providing clear metrics to assess verification closure.
  • Eliminates risk: With project and schedule predictability, higher productivity, and resource utilization optimizations, engineers are assured of quality and reliability across the system and can optimize verification process management. An executable verification plan captures verification intent, eliminating the risk of missing key steps. Design intent files such as assertions and Common Power Format (CPF) are leveraged to ensure thorough and appropriate verification. The same verification environment can be used at all levels of design abstraction—System C TLM, RTL, and gates—to ensure consistency.
  • Provides the industry’s leading verification solution: Process automation and management, with executable plans and unified metrics across block, chip, and full system—integrated with low-power and mixed-signal flows—support multi-specialist project teams performing verification.
  • Builds on a foundation of IEEE standards, leading technologies, a strong ecosystem, and industry-standard methodologies such as the Universal Verification Methodology (UVM) and the Open Verification Methodology (OVM)