Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Solutions
>
Design IP
>
Interface
> Cadence Ultra High-Speed (40/100G) Ethernet IP Solutions
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Cadence Ultra High-Speed (40/100G) Ethernet IP Solutions
Silicon-proven and scalable
Cadence has an exceptional reputation for Ethernet IP domain knowledge and design implementation, as well as a proven record of designing, delivering, and supporting high-quality Ethernet IP. Cadence Ultra High-Speed (40/100G) Ethernet IP solutions have been designed and verified using the same team, tools, and methodologies as deployed in its silicon-proven 10/100/1000M and 10/40G solutions.
Cadence Ethernet MAC and PCS IP has been widely licensed with multiple customer tapeouts for high-volume production. Cadence PCS IP has a clear demarcation from the SerDes. The SerDes and PCS are integrated as the PHY layer on the same chip but may be sourced from separate suppliers.
World-class quality, early availability
Cadence is consistently the first supplier on the market to offer IP for the newest, most advanced Ethernet standards with key capabilities for maximum performance and functionality. As an IEEE 802.3 voting member and an active participant in the standards community, we have early visibility into Ethernet requirements. Our IP solutions go beyond the latest 802.3 specification while also reliably conforming to the latest standards, thereby giving customers the highest confidence in their Ethernet implementations.
Cadence Design IP for Ultra High-Speed (40/100G) Ethernet Technical Brief
»
Cadence Ultra High-Speed (40/100G) Ethernet IP solutions consist of the following products:
40/100G Ethernet MAC [CGM]
40GBASE-R PCS [PCSXL]
10/40/100GBASE-R PCS [PCSCG]
Backplane Ethernet Auto-Negotiation [BEAN]
40/100G Ethernet MAC [CGM]
100G Ethernet media independent interface (CGMII) with PHY layer, along with backward support for 40G Ethernet, in compliance with 802.3ba-2010 Clause 81
Compliant with 802.3-2008 for frame-based flow control mechanisms in FDX media, including transmission of self-assembled control frames and response to the received pause control packet
Compliant with P802.3bd/D1.0 for priority-based flow control mechanisms, including transmission of self-assembled PFC packets and response to the received PFC packets
Support for 802.3az Energy-Efficient Ethernet
40GBASE-R PCS [PCSXL]
40G Ethernet PCS between 40G MAC [XGM] and four 10G SerDes modules with a 16-bit or 32-bit interface
40G Ethernet media independent interface (XLGMII) with PHY layer
10/40/100GBASE-R PCS [PCSCG]
100GBASE-R PCS with 128-bit CGMII interface to 100G Ethernet MAC [CGM) and ten 10G SerDes interfaces or four 25G SerDes interfaces
Backplane Ethernet Auto-Negotiation [BEAN]
Implements auto-negotiation function compatible with 802.3ap Clause 73
Connects to 10/20-bit or 16/32-bit SerDes interface
Support for interrupt generation to signal completion of auto-negotiation and receipt of new pages
Ethernet IP Standards
Cadence actively participates in IEEE 802.3 standards meetings, hosts 802.3 working groups, and serves as an editor of the 802.3ah, 802.3ap, and 802.3ba standards. Our efforts have influenced the creation and support of Ethernet standards including 802.1AS for timing and synchronization, 802.1 priority queuing for audio/video bridging, and 802.3az Energy-Efficient Ethernet for low-power applications.
Cadence Design IP – DRAM Memory Controller Datasheet
Cadence Design IP – NAND Flash Memory Controller Datasheet
Cadence Design IP – PCI Express Gen 3 Controller Datasheet
EDA360: The Way Forward for Electronic Design
Content Query Web Part [2]
Cadence Design IP Evaluation
NAND Flash PHY IP
DDR PHY IP
DDR3 Webcast
Low Power DRAM White Paper
Toggle NAND Webcast
NAND White Paper
ONFi 2.1 Webcast