

Cadence Design IP: DDR Controller

Cadence® DDR DRAM solutions are the only fully integrated IP offerings on the market with the features and configurability required to optimize your design and meet your performance, power, and cost targets. With more than 400 design wins ranging from the lowest-power handheld consumer applications to the highest-performance enterprise supercomputers, Cadence Design IP for DDR DRAM delivers a solution tailored to your design and is your lowest-risk path to success.

Cadence DDR Controller

The memory subsystem is a core component of any SoC, and the DDR DRAM interface will have a fundamental impact on the performance and cost of your system. Successful designs must support both the latest and legacy devices while delivering the highest performance and the lowest power in all cases.

Cadence DDR Controller IP supports 10 different DRAM standards: DDR1, DDR2, DDR3, and DDR4; low-power DRAM (LPDDR1, LPDDR2, LPDDR3); and low-voltage DRAM (DDR2L, DDR3L, DDR3UL). These memory classes may be freely intermixed to allow popular combinations such as DDR4/DDR3/LPDDR2. A companion Cadence Design IP solution is available for Wide I/O–3D-IC designs using through-silicon vias.

In low-power, wireless, and handheld applications, the Cadence DDR Controller supports the latest mobile LPDDR DRAM standards. It includes advanced low-power and security modules proven in some of the latest smartphone and tablet chipsets to deliver the lowest power possible while maximizing performance.

In enterprise, networking, computing, and other high-performance applications, the Cadence DDR Controller supports the latest high-speed DDR3 and DDR4 devices—either on-board or on DIMM—and it supports advanced error correction and data protection required by these applications.

In consumer and cost-sensitive applications, the performance of Cadence DDR Controller IP maximizes the bandwidth of lower-cost DRAM devices to reduce the overall product bill of materials.

Key Features

- Supports all major memory standards; a Wide I/O Controller is also available
- Supports RDIMM including SSTE32882 and parity
- Supports UDIMM including SoDIMM
- Industry-standard DFI PHY interface
- Priority and quality-of-service features
- Flexible paging policy including autoprecharge-per-command
- Two-stage reordering queue to optimize bandwidth and latency
- Coherent bufferable write completion
- Error correction coding (ECC) allows SEC/DED over 32 or 64 bits on busses of 16, 32, 64, or 128 bits
- Power-down and self-refresh
- Boot-time programmable DRAM width reduction enables operation on full or half data width while keeping the same memory map
- Supports single- and multi-port host busses (up to 32 busses with a mix of bus types)
- Priority-per-command (AXI4 QoS)
- Advanced low-power module can reduce standby power more than 10x and active power by 50%

Silicon-proven and scalable

With 10+ years of experience and 400+ successful designs in process nodes ranging from 180nm to 22nm, Cadence Design IP has been proven in everything from

low-power MP3 players to leading-edge supercomputers. As an active member of the JEDEC standards organization, Cadence can provide IP for emerging standards early in their lifecycles, and can identify and adapt to important changes to existing standards.

Superior performance

The Cadence DDR Controller is a low-latency design that has been tuned to support the highest speeds of DDR together with legacy devices. With its two-stage reordering algorithms, our DDR Controller is capable of delivering 30% performance improvement over the competition (depending on traffic). Performance-tuning registers driven from memory model files allow optimization of performance according to individual system and memory parameters.

Priority and quality-of-service (QoS) features reduce latency on critical commands by hundreds of clock cycles, and a flexible paging policy (including autoprecharge-per-command) reduces average latency by up to 11 clock cycles. Autoprecharge-per-command allows setting a closed-page policy for transactions with low locality of reference and an open-page policy for transactions with a high locality of reference. This optimizes power and latency for mixed transaction types within an SoC.

Low power no matter what the design

All Cadence controller configurations support power-down and self-refresh. The optional advanced low-power module includes automatic power-level stepping (based on traffic) and hardware-assisted dynamic voltage and frequency scaling (DVFS). This level of low-power support can reduce standby power by 10x without system intervention, and active power can be reduced by up to 50%.

Application-targeted optimizations

Different applications place different requirements on the memory subsystem, so the Cadence DDR Controller includes capabilities to optimize for a wide range of applications. This includes security options such as address range protection, enterprise-class parity and ECC support, and hardware memory BIST.

Unmatched feature list and configurability

Differentiating your design means getting the perfect memory controller for your needs. Cadence has developed an unmatched feature list of market-specific differentiating features. Our unique configurability capabilities mean that Cadence can generate a custom DDR Controller to your specification—including regressed RTL, documents, and scripts—in as little as 24 hours.




Figure 1: Cadence Design IP for DDR DRAM delivers the lowest-risk path to the highest-performance, lowest-power designs

Supported Interfaces

Host

- Natively supports any mix of ARM® AMBA® 2 (AHB™), AMBA 3 (AXI™), AXI4, and OCP 2.0 interfaces, as well as simple direct access up to 32 busses
- Multi-port solution has choice of bandwidth or QoS-oriented arbitration
- Priority-per-command on AXI3 and OCP, and QoS on AXI4 improves latency and controller QoS, especially for transactions delivered through an interconnect fabric
- Flexible synchronicity allows low-latency synchronous port connection, reduced-latency pseudo-synchronous ratio port connection, or highly flexible asynchronous port connection

Device

- DFI 2.1 and 3.0-compliant PHY interface to connect to Hard and Soft PHY options from Cadence and third parties

Deliverables

- Readable, commented RTL, fully regressed by Cadence for each customer delivery
- 400+ page user manual customized to each customer's exact configuration
- Integration guide
- Synthesis and static timing analysis (STA) scripts
- Register programming files and script to generate new versions from memory models
- Example testbench with sample tests instantiates memory controller, PHY, I/O, memory model, DFI monitor, and verification IP



Cadence is transforming the global electronics industry through a vision called EDA360. With an application-driven approach to design, our software, hardware, IP, and services help customers realize silicon, SoCs, and complete systems efficiently and profitably. www.cadence.com