Home > Tools > System Design and Verification > Cadence Palladium Dynamic Power Analysis > Resource Library

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Cadence Palladium Dynamic Power Analysis 


System-level dynamic power analysis and power/performance tradeoffs

Palladium Dynamic Power Analysis enables SoC designers to intelligently identify, capture, and analyze power switching activity for peak and average power analysis.

Palladium Dynamic Power Analysis Datasheet »
4 resources found
 
Title Type Rated
Texas Instruments and Cadence Verification Customer Success Story
Format: .PDF    Date: 14 Dec 2012
Success Story
 2
Recommend!
Cadence and Nufront Success Story
Format: .PDF    Date: 05 Dec 2012
Success Story
 0
Recommend!
Power-Aware Verification Spans IC Design Cycle White Paper
Format: .PDF    Date: 12 Dec 2011
White Paper
 21
Recommend!
Cadence Palladium Dynamic Power Analysis Datasheet
Format: .PDF    Date: 22 Aug 2011
Datasheet
 1
Recommend!

 

 Content Query Web Part ‭[3]‬