3D full-chip parasitic extraction and analysisProduction-proven for all design styles and flows, Cadence QRC Extraction performs efficient and accurate parasitic extraction on mainstream and advanced node designs, enabling the fastest convergence on design goals.  Cadence QRC Extraction Datasheet » |
|
|
|
|
Cadence QRC Extraction provides best-in-class performance and silicon-proven accuracy for implementation and validation of all complex designs. It is the most comprehensive solution on the market, supporting all nanometer-scale design styles including cell, RF, analog, mixed signal, custom digital, and LCD-TFT. Its advanced capabilities include RLCK extraction, advanced process modeling, multi-corner and statistical extraction, distributed processing, netlist reduction, substrate parasitics extraction, and hierarchical extraction, and it includes an integrated field solver. Integrated with Encounter Digital Implementation System and the Virtuoso custom design platform, Cadence QRC Extraction is the most complete and efficient path to accurate parasitic extraction for all mainstream and advanced node designs.
Features/Benefits
- Delivers best-in-class performance with support for both single- and multi-corner extractions
- Shortens design cycles using in-design methodology with Encounter and Virtuoso design and analysis environments
- Performs in-design incremental extraction in Encounter Digital Implementation System
- Speeds convergence on timing closure via tight links with analysis technologies (Virtuoso UltraSim Full-Chip Simulator, Encounter Timing System, Encounter Power System)
- Reduces risk of re-spins with accurate, full-chip extraction including substrate parasitics
- Increases ROI with one-time accurate and consistent setup for ASIC, RF, custom digital, and high-speed analog/mixed-signal designs
- Supports advanced process requirements such as optical and CMP effects, process variations, and complex metal/dielectric stack-ups
|
|
|
|
|