Home > Products > RF Design > Customer Success

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

RF Design

Agere Systems

Design Challenge
	Adopt a new verification environment to enable hardware/software co-verification
	Speed development time for 6-million-gate Link Layer Processor
Cadence Solution
	Demonstrated the power of the Cadence Palladium® accelerator/ emulator by bringing up a new verification environment in only two weeks
	Success of initial project convinced Agere to choose the Incisive Palladium II system for future designs
Read Full story»

Agilent Technologies Chris Silsby Agilent Technologies Chris Silsby from Agilent Technologies talks about how the Virtuoso accelerated layout technologies help Agilent complete a variety of experiments in hours instead of weeks, and complete the project on schedule.

austriamicrosystems Douglas Pattullo austriamicrosystems Douglas Pattullo talks about how the robust and stable technologies from the Virtuoso custom design platform help austriamicrosystems build design kits that facilitate fast, productive design to market.

Digeo Toby Farrand Digeo Toby Farrand, Chief Technical Officer of Digeo talks about how Digeo and Cadence Engineerings Services collaborate to achieve first silicon success on X-Stream project.

Epoch Microelectronics

Design Challenge
	Larger chips but shorter design cycles
	Integrating an entire transceiver supporting multiple standards onto a single SoC
Cadence Solution
	Integrated full-chip RF design and simulation methodology
	Mixed-signal verification
Read Full story »

Intrinsity Tom Rudwick Intrinsity Tom Rudwick of Intrinsity talks about how the Virtuoso accelerated layout technologies, with its easy-to-use shape-based router, help Intrinsity to meet electromigration constraints and design to volume.

Realtek

Design Challenge
	Shorter design cycles
	Simulation of larger, more complex mixed-signal designs
Cadence Solution
	Large-capacity design and verification based on known database structures
	Mixed-signal verification using FastSPICE technology
Read Full story »

Silansys Semiconductor Niall O hEarcain Silansys Semiconductor Niall O hEarcain, the CEO of Silansys Semiconductor describes the benefits of partnering with Cadence for advanced RF level and multimillion-gate designs.

Sipex Steve Stern Sipex Steve Stern from Sipex talks about how the Virtuoso custom design platform and Cadence Engineering Services provided technologies and methodologies that reduced design cycle time from months to weeks and increased employee retention.

Teradyne

Design Challenge
	Complex analog and mixed-signal SoC simulations
	Wide variety of applications and test priorities
Cadence Solution
	Token-based licensing model for flexible simulation solutions over a wide range of design verification requirements
	Increased speed to market from a single testbench configuration directly integrated to the design process
Read Full story »

Virage Logic Ken Rousseau Virage Logic Ken Rousseau, VP Software Development of Virage Logic talks about how Virage Logic delivers memory compiler using high-performance, industry-standard Virtuoso custom IC layout.

Zeevo

Edwin Li

Zeevo
Edwin Li, Ph.D. from Zeevo talks about how the Virtuoso custom design platforms speeds the design of highly integrated Bluetooth SoC RF modules by enabling simulation of designs at real-time 2.4-gigahertz speed through the Virtuoso AMS Designer Simulator.