Home > Tools > IC Packaging and Co-Design > Cadence SiP Layout > Resource Library

Cadence SiP Layout 


Logical and physical co-design using 3D techniques

Cadence SiP Layout provides a complete constraint- and rules-driven co-design and substrate layout environment for SiP implementation, including full 3D creation and editing capabilities.

Cadence Co-Design Datasheet »
5 resources found
 
Title Type Rated
Cadence Fact Sheet
Format: .PDF    Date: 05 Nov 2014
Financial Report
 43
Recommend!
Cadence SiP Digital Design Datasheet
Format: .PDF (1MB)    Date: 14 Dec 2011
Datasheet
 0
Recommend!
Cadence RF SiP Methodology Kit Overview
Format: .PDF    Date: 01 Jun 2008
Datasheet
 3
Recommend!
Cadence SiP Design Datasheet
Format: .PDF (1.4MB)    Date: 01 Jun 2007
Datasheet
 2
Recommend!
Cadence RF Design Methodology Kit Datasheet
Format: .PDF    Date: 01 Feb 2007
Datasheet
 2
Recommend!