will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > Tools > IC Packaging and Co-Design > Cadence SiP Digital Layout > What's New

Cadence SiP Digital Layout 

Logical and physical co-design using 3D techniques

Cadence SiP Digital Layout provides a complete constraint- and rules-driven co-design and substrate layout environment for SiP implementation, including full 3D creation and editing capabilities.

Cadence SiP Digital Layout Datasheet »

  • Encounter and Virtuoso integration features integrated into a single product: Chip Integration Option for Cadence SiP Layout XL (available in January 2010)