Home > Products > IC Packaging and SiP Design > Cadence SiP Digital Architect > Resources

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Cadence SiP Digital Architect 

SiP concept authoring, prototyping, and design

Cadence SiP Digital Architect provides an environment for early design exploration, evaluation, and tradeoff using a co-design methodology from IC die to SiP substrate and target PCB system.

Cadence SiP Digital Architect Datasheet »
7 resources found
 
Title Type Rated
Cadence SiP Digital Design Datasheet
Format: .PDF (1MB)    Date: 14 Dec 2011
 		Datasheet
 0
Recommend!
Cadence Chip-Package-Board Co-Design Solution Datasheet
Format: .PDF (1.8MB)    Date: 12 Aug 2011
 		Datasheet
 1
Recommend!
Modeling and Analysis Methodologies of Complex Digital System-in-Package Designs
Format: .PDF (2.9MB)    Date: 15 Sep 2007
 		Conference Paper
 8
Recommend!
Automated Parasitic Backannotation and Testbench Generation for Verification of RF SiP Designs
Format: .PDF (3.3MB)    Date: 15 Sep 2007
 		Conference Paper
 2
Recommend!
Use of System Link Design for Multi-Board Systems
Format: .PDF    Date: 15 Sep 2007
 		Conference Paper
 1
Recommend!
Interview: SiP16.0 extends RFSiP Implementation to Parasitics/Simulation
Format: .PDF    Date: 18 Jul 2007
 		Release Information
 0
Recommend!
Cadence RF Design Methodology Kit Datasheet
Format: .PDF    Date: 01 Feb 2007
 		Datasheet
 2
Recommend!
Display  20 | 50      
All Cadence Resources »