Home > Tools > IC Packaging and Co-Design > Cadence Virtuoso SiP Architect > Resource Library

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Virtuoso SiP Architect 


Virtuoso-driven mixed-signal SiP logical design and verification

Cadence SiP RF Architect integrates with the Virtuoso Analog Design Environment to provide a single schematic and circuit simulation design flow for mixed-signal SiP designs.

Cadence Co-Design Datasheet »
4 resources found
 
Title Type Rated
Modeling and Analysis Methodologies of Complex Digital System-in-Package Designs
Format: .PDF (2.9MB)    Date: 15 Sep 2007
Conference Paper
 8
Recommend!
Automated Parasitic Backannotation and Testbench Generation for Verification of RF SiP Designs
Format: .PDF (3.3MB)    Date: 15 Sep 2007
Conference Paper
 2
Recommend!
Use of System Link Design for Multi-Board Systems
Format: .PDF    Date: 15 Sep 2007
Conference Paper
 1
Recommend!
Interview: SiP16.0 extends RFSiP Implementation to Parasitics/Simulation
Format: .PDF    Date: 18 Jul 2007
Release Information
 1
Recommend!