Cadence.com will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > Tools > IC Packaging and Co-Design > News & Events

IC Packaging and Co-Design 

Press Releases
Cadence and TSMC Expand Collaboration Efforts on Integrated Design Flow for InFO Technology
Cadence Design Tools Certified for TSMC 7nm Design Starts and 10nm Production
Cadence Announces Availability of Complete IC Packaging Design and Analysis Solutions for Advanced Fan-Out Wafer-Level Chip Scale Packaging

Articles
Multi-Fabric Planning for Efficient PCB Design
3D packaging takes a key step forward as TSMC tapes out CoWoS chips
IC Package prototyping methodology estimates feasibility and cost

Events
CDNLive Korea 2016
07/13/2016 - Seoul
CDNLive Japan 2016
07/15/2016 - The Yokohama Bay Hotel Tokyu
CDNLive Taiwan 2016
08/16/2016 - Hsinchu

More events »