16.6–2015 Release 16.6 QIR 7 16.6 QIR 5 16.6 Release 16.5 Release
The Cadence® Allegro® 16.6 release has continually provided improvements and updates through Quarterly Incremental Releases. The latest release, Allegro 16.6-2015, includes new improvements and products to help printed circuit board (PCB) designers achieve maximum efficiency and productivity while keeping ownership costs low.
New Allegro Products:
Allegro PCB Designer Manufacturing Option
The Allegro PCB Designer Manufacturing Option
is a comprehensive, powerful, easy-to-use suite of tools that makes it efficient for PCB designers to streamline the development of release-to-manufacturing packages for their products. It includes three modules: Design for Manufacturing (DFM) Checker, Documentation Editor, and Panel Editor.
Figure 1. DFM Checker - Use of hierarchical rule sets helps identify defects, avoiding costly bare board scrap
Allegro PCB Designer Manufacturing Option’s DFM Checker module is a suite of manufacturing analysis tools that helps engineers and designers ensure no fabrication-related issues are present before sending the design off for fabrication, thereby helping to avoiding fabrication-related delays, additional costs, and re-work.
Figure 2. Documentation Editor - Produce complex PCB documentation in a fraction of the time
Allegro PCB Designer Manufacturing Option’s Documentation Editor module is a PCB documentation-authoring tool that intelligently automates your documentation creation process to produce complex PCB documentation in a fraction of the time versus traditional methods. Documentation Editor enables you to quickly create the manufacturing drawings that drive PCB fabrication and assembly.
Figure 3. Panel Editor - Use the existing PCB and NC milling data to automatically depict mill tab and V-score details
Allegro PCB Designer Manufacturing Option’s Panel Editor module intelligently automates the complex process of panel definition and documentation, simplifying the design process. This solution enables designers to quickly create electronic manufacturing documents that clearly articulate the panel specification and instructions for successful fabrication, assembly, and inspection of their designs.
Allegro Rules Developer and Checker
Allegro Rules Developer and Checker allows you to develop custom fabrication and assembly rules to extend capabilities provided by Allegro PCB Designer and the Manufacturing Option. This tool provides a relational geometric verification language designed specifically for creating rules that are proprietary and custom to an original equipment manufacturer (OEM). The rules can be viewed and executed from the Allegro Constraint Manager, making it a single source for all design rules checks (DRCs) within a PCB.
New Allegro 16.6-2015 Release Capabilities
Major feature updates include:
New shape editing environment as a dedicated application mode focused on improving boundary editing. Context menu or single-pick execution mode command access for slide edges with corners, chamfer/round corners, join edges, add notches, and multi-segment movement
Figure 4. ShapeApp mode makes it easy for users to edit complex shapes quickly
Ability to add ground current return path vias to differential pairs during Add Connect. User can select from one of many configurations supported with parameters.
Figure 5. Ground current return path via structures available for differential pairs during AddConnect
Adjust spacing: During route engine-assisted auto-connect routing, users can compress spreading of traces in the trunk of a set of signals. It will also nudge/push existing traces.
Figure 6: User selects a set of signals, route engine creates flow automatically: create flow followed by auto connect with compression
Snake routing improvements for fine-pitch BGAs allow users to route quickly, easily, and with ability to restart from a previously routed path
Figure 7: Snake routing
- Users can now very quickly create off-angle routes to avoid FR4 fiber weave coupling and achieve better impedance control
Figure 8: Fabric weave zig-zag routing
- Auto-interactive Phase Tuning (AiPT) now supports bumps on off-angle routes
Improved arc support in routing
- Improved support for push-n-shove with arcs
- AiPT arcs on tuning bumps
- Auto-interactive Delay Tuning (AiDT) supports arcs on tuning bumps
The following capabilities are now available in Allegro PCB Designer (base):
- Extended net (Xnet) creation
- Differential-pair dynamic phase control
- Detecting segment over voids for possible return path problems
- Spread lines between anti-pads to manage return path issues particularly under fine-pitch BGAs
- Hug contour routing on flexible PCBs
- Line fattening
- Signal Explorer for topology design and control
Approved Manufacturer List (AML) support in ADW library and component browser
Brings component manufacturer data, which is often in a different corporate database, into the ADW library to supplement existing internal part numbers
Provides additional searchable information to design engineers’ desktops
Reduces time to research and choose parts
AML data imported from corporate PLM, MRP/ERP systems
Allegro 16.6 Quarterly Incremental Report »
The Cadence Allegro 16.6 release offers numerous new features and enhancements that make it easy to design PCBs, from the simplest to the most complex. Now users can collaborate across geographically dispersed teams through an efficient design collaboration environment that leverages Microsoft SharePoint 2010. Additional highlights include FPGA “Planning Mode” (auto-interactive pin-reassignment) inside PCB Editor using Allegro FPGA System Planner under-the-hood, and auto-interactive route delay tuning to accelerate timing closure on critical high-speed signals by 30-50%.
Cadence Allegro and OrCAD 16.5 provides customers with new capabilities for a shorter, predictable, and convergent path to product creation. The latest Allegro technology is now available through flexible on-demand product configurations that offer cost-efficiency and scalability. Allegro 16.5 spans silicon, SoC, and system-level development and offers PCB designers benefits such as:
- Higher functional density with a constraint-driven flow for embedded components
- Faster timing closure with new PCB interconnect design planning technology
- Fewer physical prototype iterations with concurrent team design authoring
- More efficient low-power design with integrated power delivery network analysis
- A compliant and faster implementation path with package/board-aware SoC IP
- Smoother collaboration among global teams with new SiP distributed co-design
- Flexibility through “base plus options” configurations
OrCAD is now more powerful with 3 new PCB configurations: OrCAD Designer Professional, OrCAD Designer Standard and OrCAD Designer Lite that provide the lowest cost of ownership ever.
Each Allegro product area has a “What’s New” tab that provides details on what is “new” for this latest release
Hierarchical Interface-Level Design Across Design Authoring, Constraints, and Layout
Defines and constrains interfaces.
Accelerates design intent authoring with interfaces.
Guides and plans placement using interfaces.
Accelerates routing and timing closure using interfaces with innovative auto-interactive technologies.
Auto-Interactive Interface Trunk Routing, Scribble Routing
Route to trunk for interfaces
Used in conjunction with breakout planning to route main body (trunk) of an interface.
Initially introduced with Auto-interactive Breakout tuning, users can use split views to see one end of an interface bundle in one view and the other end of the interface in another allowing users to zoom into the two ends.
Scribble is a simple routing mode that allows you to ‘scribble’ a route path onto the canvas. Once a click is made, the etch solution for the scribble path will be generated. Scribble provides a quick two-pick methodology to generate complex route paths, along with very controlled usage of push/shove based on the scribble path.
Slide Etch During Component Move
Auto re-routes etch to either 45 or 90 degree angles, eliminating time to clean up etch after moving a component that is already routed.
IPC2581 Manufacturing Output Supports Latest RevB Specification
IPC2581 provides an intelligent, robust methodology for driving manufacturing. Allegro PCB Editor has supported IPC-2581 since 16.5 release. This QIR allows users to output IPC-2581 in RevB format and supports enhancements for assembly data (Pin1, Polarity markings, pick up point, and other assembly-related data). For more information about IPC-2581 consortium, visit www.ipc2581.com
PADS PowerPCB Footprint Library Translation
Allows users to translate PADS PowerPCB footprint library to Allegro® Footprints.
ADW Integration with PTC Windchill for Component Data and Team Design Data Management
Compatible with WC 10.2 M010 release in December 2013.
Provides work-in-progress design data management for PCB designs.
Dynamic Rat Suppression
All rats expect active net are temporarily suppressed during Add Connect.
De-clutters canvas during routing improving designer productivity.
New Drafting Capabilities
Relative move and copy: move and copy elements about a user-specified axis.
Drafting functions introduced in previous QIRs:
- Add parallel line
- Add perpendicular line
- Delete by line
- Delete by rectangle
- Offset copy
- Offset move
- Relative copy
- Relative move
Allegro PCB Analog/RF Option Integrates with AWR’s MWO
Support for Microwave Office (MWO) stripline and microstripline library components.
Import schematics from MWO into Allegro Design Authoring (DE-HDL).
Import and export of RF design from MWO to Allegro PCB Analog/RF Option.