Home > Tools > Cadence PCB Design and SI/PI Analysis > Allegro Design Entry Capture / Capture CIS > Resources

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Allegro Design Entry Capture / Capture CIS 


An industry standard in schematic design entry

Cadence® Allegro® Design Entry Capture / Capture CIS provides fast and intuitive schematic design entry for PCB development or analog simulation using PSpice. The component information system (CIS) integrates with it to automatically synchronize and validate externally sourced part data.

Allegro Design Entry Capture / Capture CIS Datasheet »
3 resources found
 
Title Type Rated
Cadence OrCAD Capture CIS Tech Brief
Format: .PDF    Date: 29 Jan 2010
Technical Brief
 27
Recommend!
Cadence ActiveParts Portal Datasheet
Format: .PDF    Date: 18 May 2009
Datasheet
 10
Recommend!
Cadence and Tait Electronics Success Story
Format: .PDF    Date: 03 Feb 2004
Success Story
 2
Recommend!