Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Products
>
PCB Design
> Customer Success
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
PCB Design
Bayside Design Inc
Design Challenge
Develop a complete evaluation system for 6.5-Gbps SerDes design, including package, board, FPGA, and software for debug
Complete project in eight weeks
Cadence Solution
Upgraded design environment with Cadence Allegro® system interconnect design platform
Read Full story
»
Huawei Technologies
Design Challenge
Create a next-generation basestation that incorporates extensive new technologies and significant mixed-signal design challenges
Reduce design cycle and improve productivity
Cadence Solution
Provided custom radio frequency (RF) printed circuit board (PCB) module for Cadence Allegro® system interconnect design platform
Created an environment that allowed Huawei to complete their entire PCB design within the Allegro platform
Read Full story
»
IBM
Design Challenge
World's most complex PCBs
Large designs, multiple wide buses
High component pin counts and thousands of board connections
Cadence Solution
Integrated platform—from input to final design
Tabular input of signal information for faster compilations
Read Full story
»
JDSU
Design Challenge
Pin assignment for multiple FPGAs on a new optical network tester board
High-density, multi-port design with 5,500 components and stringent communications requirements
4,596 high-speed nets with constraints
Cadence Solution
Cadence Allegro FPGA System Planner
Cadence Allegro Global Route Environment
Read Full story
»
Liquid Computing Corporation
Design Challenge
Accelerate design schedule for complex high-speed board design to meet critical market window
Adopt an front-to-back high-speed board design methodology to maximize productivity
Cadence Solution
Deployed the Cadence® Allegro® system interconnect design platform
Enabled a high-speed board design methodology that allowed the Liquid Computing team to accelerate their process to meet their schedule
Read Full story
»
Marconi Communications
Design Challenge
Migrate to a new PCB design environment with advanced board design methodologies
Translate INCASES libraries to new platform
Cadence Solution
Provided complete assessment and translation of EDA library infrastructure
Trained team on new platform
Read Full story
»
NVIDIA
Design Challenge
Having HDI design capabilities in a constraint-driven PCB design flow
Driving micro vias quickly and accurately
Reducing the number of layers on customers’ boards
Shortening the PCB layout design cycle
Cadence Solution
High-speed constraint-driven HDI flow to shorten the design cycle while adhering to high-speed rules
Mitigate risk, boost performance, and increase efficiency with a set of proven, unified PCB design, layout, editing, and routing technologies
Collaboration with NVIDIA engineers to streamline time to productivity with the enhanced flow
Read Full story
»
Nvidia
Greg Bodi
Nvidia
Greg Bodi, System Design Senior Manger at Nvidia talks about Allegro PCB products.
Tait Electronics
Design Challenge
Translate legacy UniCAD designs to Cadence Concept® HDL and Allegro® formats
Reduce design cycle time
Cadence Solution
Customized translators and converted libraries from UniCAD to Cadence
Customized Cadence Allegro platform to meet customer design needs
Read Full story
»
VeriSilicon
Design Challenges
Accelerate the design process with automated, placement-aware pin assignment
Optimize the physical connectivity, even as it changes
Ensure quality and reduce complexity with reuse of interface rules and protocols
Cadence Solution
Allegro FPGA System Planner XL
Read Full story
»
Content Query Web Part [2]
EDN selects Allegro PCB Signal Integrity as one of the 2010’s Hot 100 Products List
Printed Circuit Design & Fab: A Conversation on Design Planning with Pete Waddell
New Allegro 16.5 Release: Productivity-enhancing capabilities and flexible product configurations
Register today for Free PCB and IC Packaging Webinars
speakTECH Feeder Viewer for Community Server
Recent Blog Posts
What's Good About PCB SI Signal Integrity Application Mode? It’s in the 16.5 Release!
What's Good About APD’s Die Abstract Libraries? You’ll Need the 16.5 Release to See!
What's Good About Allegro GRE Constraint Region Support? It’s in the 16.5 Release!
Visit the Community
»
Content Query Web Part [3]
Allegro Downloads
Cadence Services
Support & Training
Video Course Previews
Software Downloads
PCB Service Bureaus
Migration Partners
Technical papers
Archived Webinars