Home > Products > Manufacturability Signoff > Cadence Chip Optimizer > Resources

Share

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Subscribe

RSS

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Cadence Chip Optimizer

Manufacturing-aware full-chip modeling and layout optimization

Cadence Chip Optimizer uses an innovative space-based approach to address the most demanding sub-wavelength lithography and manufacturing process rules.

Cadence Chip Optimizer Datasheet »

5 resources found

Title

Type

Rated

Using Cadence Chip Optimizer with SoC Encounter GXL for Design Closure
Format: .PDF (1MB) Date: 15 Sep 2007

Conference Paper

0
Recommend!

Performance Impact from Metal Fill Insertion
Format: .PDF Date: 15 Sep 2007

Conference Paper

1
Recommend!

Cadence Space-Based Router, the next generation
Format: .PDF Date: 17 Apr 2007

Cadence Article

0
Recommend!

Virtuoso Custom Design Demo: High-performance Custom Routing and DFM Optimization for Advanced Process Nodes using the Cadence Space-based Router and Chip Optimizer
Date: 03 Mar 2007

Demo

8
Recommend!

Cadence Chip Optimizer Datasheet
Format: .PDF Date: 01 Apr 2006

Datasheet

0
Recommend!

Display 20 \| 50
All Cadence Resources »

Manufacturability Sign-off

Manufacturability Sign-off Home Assura Physical Verification Cadence Chip Optimizer Cadence CMP Predictor Cadence Litho Electrical Analyzer Cadence Litho Physical Analyzer Cadence MaskCompose Reticle and Wafer Synthesis Suite Cadence Physical Verification System Cadence QuickView Layout and Manufacturing Data Viewer Encounter Diagnostics Encounter Digital Implementation System

Content Query Web Part ‭[2]‬

New White Paper: 20nm Design - How this Advanced Technology Node Will Transform SoCs and EDA

Next-Generation Signoff Analysis Tackles Electrical, Physical, and Manufacturing Challenges White Paper

Modeling Stress-Induced Variability Optimizes IC Timing Performance White Paper

speakTECH Feeder Viewer for Community Server

Recent Blog Posts

Visit the Community »

Content Query Web Part ‭[3]‬

Cadence Services

Support & Training

Software Downloads