Home > Tools > Silicon Signoff and Verification > News & Events

Silicon Signoff and Verification 

Press Releases
TSMC Adopts Cadence Solutions for 16nm FinFET Library Characterization
PMC Adopts Cadence Physical Verification System as Signoff Technology for Large Complex SoC
TSMC Certifies Cadence Tempus Timing Signoff Solution for 20nm Designs

 

 Content Query Web Part ‭[2]‬