Home > Products > Logic Design > Encounter Conformal Equivalence Checker > Resource Library

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Encounter Conformal Equivalence Checker  


Fast and accurate bug detection and correction, from RTL to layout

Verify and debug multimillion-gate designs—early in the design cycle—without using test vectors. Encounter Conformal Equivalence Checker drives design convergence by reducing the risk of missing critical bugs in complex datapaths, digital custom logic, custom memories, and FPGAs.

Encounter Conformal Equivalence Checker Datasheet »
8 resources found
 
Title Type Rated
Encounter Conformal Equivalence Checker Datasheet
Format: .PDF    Date: 29 Nov 2010
Datasheet
 2
Recommend!
Cadence and NetEffect Success Story
Format: .PDF    Date: 01 Mar 2008
Success Story
 0
Recommend!
Common Platform Datasheet for Cadence 65nm Low-Power Reference Flow
Format: .PDF    Date: 01 Jul 2007
Datasheet
 5
Recommend!
Functional ECO with Conformal Technology
Format: .PDF    Date: 15 Apr 2007
Conference Paper
 7
Recommend!
Static Verification for Design Reuse and Quality
Format: .PDF    Date: 15 Apr 2007
Conference Paper
 0
Recommend!
Low-Power Verification Flow to Ease the Pain of Implementing MTCMOS-based MSMV Wireless Designs
Format: .PDF    Date: 15 Apr 2007
Conference Paper
 0
Recommend!
Cadence Encounter Digital IC Design Demo: Necessary and Absolute Signoff Analysis for 65/45nm Design
Date: 29 Jan 2007
Demo
 11
Recommend!
Cadence Encounter Digital IC Design Platform Brochure
Format: .PDF    Date: 01 Apr 2005
Brochure
 17
Recommend!