Home > Products > Logic Design > Encounter Conformal Constraint Designer > Resource Library

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Encounter Conformal Constraint Designer  

Automated validation and refinement of timing constraints, from RTL to layout

Encounter Conformal Constraint Designer ensures that timing constraints are valid throughout the entire design process. It identifies issues with clock-domain crossings early on, helping designers achieve convergence on design goals.

Encounter Conformal Constraint Designer Datasheet »
11 resources found
 
Title Type Rated
Encounter Conformal Constraint Designer Datasheet
Format: .PDF    Date: 01 Nov 2011
 		Datasheet
 8
Recommend!
Automating Functional ECOs using Encounter Conformal Technology
Format: .PDF    Date: 15 Sep 2007
 		Conference Paper
 3
Recommend!
How Not to "Wing It" on Your Timing Constraints
Format: .PDF    Date: 15 Sep 2007
 		Conference Paper
 0
Recommend!
Interview: Low-Power Design and Verification using CPF
Format: .PDF    Date: 12 Sep 2007
 		Cadence Article
 1
Recommend!
Interview: Freescale's Alex Albuerne uses Encounter Timing System to Overcome Timing Challenges
Format: .PDF    Date: 03 Aug 2007
 		Cadence Article
 3
Recommend!
Real Design Challenges of Low-Power Physical Implementation
Format: .PDF (4.3MB)    Date: 15 Apr 2007
 		Conference Paper
 1
Recommend!
Functional ECO with Conformal Technology
Format: .PDF    Date: 15 Apr 2007
 		Conference Paper
 7
Recommend!
Static Verification for Design Reuse and Quality
Format: .PDF    Date: 15 Apr 2007
 		Conference Paper
 0
Recommend!
Low-Power Verification Flow to Ease the Pain of Implementing MTCMOS-based MSMV Wireless Designs
Format: .PDF    Date: 15 Apr 2007
 		Conference Paper
 0
Recommend!
Cadence Encounter Digital IC Design Demo: Necessary and Absolute Signoff Analysis for 65/45nm Design
Date: 29 Jan 2007
 		Demo
 11
Recommend!
Cadence Encounter Digital IC Design Platform Brochure
Format: .PDF    Date: 01 Apr 2005
 		Brochure
 17
Recommend!
Display  20 | 50      
All Cadence Resources »