Home > Tools > Logic Design > Encounter Conformal Low Power > Resource Library

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Encounter Conformal Low Power 


Fast and accurate creation, verification, and integration of power intent

Encounter Conformal Low Power enables the creation and validation of power intent in context of the design. Combines low-power equivalence checking with structural and functional checks to enable full-chip verification of power-efficient designs.

Encounter Conformal Low Power Datasheet »
13 resources found
 
Title Type Rated
Building Energy-Efficient ICs from the Ground Up White Paper
Format: .PDF    Date: 10 Oct 2012
White Paper
 2
Recommend!
Cadence and Fujitsu Success Story
Format: .PDF    Date: 11 Jul 2012
Success Story
 4
Recommend!
Encounter Conformal Low Power Datasheet
Format: .PDF    Date: 31 Mar 2011
Datasheet
 6
Recommend!
Fujitsu’s CPF Based Low Power Design Status and Today’s Power Format Conference Paper
Format: .PDF    Date: 20 May 2009
Conference Paper
 6
Recommend!
Designing Lean, Green Silicon Machines Position Paper
Format: .PDF    Date: 01 Nov 2008
White Paper
 2
Recommend!
Practical Guide to Low-Power Design - User Experience with CPF
Date: 16 May 2008
eBook
 45
Recommend!
Common Platform Datasheet for Cadence 65nm Low-Power Reference Flow
Format: .PDF    Date: 01 Jul 2007
Datasheet
 5
Recommend!
Functional ECO with Conformal Technology
Format: .PDF    Date: 15 Apr 2007
Conference Paper
 8
Recommend!
Static Verification for Design Reuse and Quality
Format: .PDF    Date: 15 Apr 2007
Conference Paper
 0
Recommend!
Low-Power Verification Flow to Ease the Pain of Implementing MTCMOS-based MSMV Wireless Designs
Format: .PDF    Date: 15 Apr 2007
Conference Paper
 0
Recommend!
Cadence Low-Power Solution Demo
Date: 29 Jan 2007
Demo
 8
Recommend!
Cadence Encounter Digital IC Design Demo: Necessary and Absolute Signoff Analysis for 65/45nm Design
Date: 29 Jan 2007
Demo
 15
Recommend!
Cadence Encounter Digital IC Design Platform Brochure
Format: .PDF    Date: 01 Apr 2005
Brochure
 20
Recommend!