will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > Tools > Logic Design > Cadence Chip Planning System > Resource Library

Cadence Chip Planning System 

Enterprise-class IC planning, estimation, and IP reuse

Chip Planning System enables early and accurate IC estimation, allowing tradeoffs among chip size, power consumption, cost, and time to market.

Cadence Chip Planning System Datasheet »
4 resources found