Home > Products > Logic Design > Cadence Chip Planning System > Resource Library

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Cadence Chip Planning System

Enterprise-class IC planning, estimation, and IP reuse

Chip Planning System enables early and accurate IC estimation, allowing tradeoffs among chip size, power consumption, cost, and time to market.

Cadence Chip Planning System Datasheet »

5 resources found

Title

Type

Rated

Cadence Chip Planning System Datasheet
Format: .PDF Date: 25 Sep 2009

Datasheet

8
Recommend!

Archived webinar - Start Your Project in the Right Direction with Pre-RTL Power Exploration
Date: 17 Sep 2009

Webinar

6
Recommend!

Closing the Chip Architecture Implementation Feedback Loop Technical Paper
Format: .PDF Date: 30 Jul 2009

Technical Paper

5
Recommend!

Chipestimate.com
Date: 01 May 2008

Datasheet

29
Recommend!

Analyzing Die Size, Power and Cost Tradeoffs Between Different Cell Libraries for Mobile Applications
Date: 02 Feb 2007

Technical Paper

1
Recommend!

Display 20 \| 50
All Cadence Resources »

Logic Design

Logic Design Home Cadence Chip Planning System Cadence InCyte Chip Estimator Cadence Low-Power Methodology Kit Encounter Conformal Constraint Designer Encounter Conformal ECO Designer Encounter Conformal Equivalence Checker Encounter Conformal Low Power Encounter DFT Architect Encounter Diagnostics Encounter RTL Compiler Encounter RTL Compiler Advanced Physical Option Encounter Timing System Encounter True-Time ATPG Incisive Design Team Manager Incisive Design Team Simulator Incisive Desktop Manager Incisive Formal Verifier Incisive Verification IP

Content Query Web Part ‭[3]‬

New White Paper: 3D ICs With TSVs — Design Challenges and Requirements

Cadence Offers Optimized Implementation Methodology for Silicon Realization of New ARM Cortex-A15 MPCore Processor

Cadence Drives Giga-Gate/Gigahertz Design at 28nm with New Digital End-to End Flow

speakTECH Feeder Viewer for Community Server

Recent Blog Posts

Visit the Community »

Content Query Web Part ‭[1]‬

Hosted Design Solutions

Share

Subscribe