Home > Products > Functional Verification > Cadence VIP Catalog > USB

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

USB

Part of the Cadence VIP Catalog

The Cadence USB Verification IP (VIP) provides a mature, highly capable compliance verification solution for the USB Protocol. Used on multiple production designs, the USB VIP is applicable for IP, SoC, and system-level verification. The VIP is compatible with the industry standard Universal Verification Methodology (UVM) and runs on the Cadence Incisive Enterprise Simulator and also the Synopsys VCS® and Mentor Graphics Questa® simulators. The USB VIP supports PureSuite which provides an easy-to-use, extensive test suite for protocol compliance verification.

User Type	Cadence VIP Advantages and Differentiation
IP developers	Take advantage of thousands of automatic protocol checks performed by the VIP and the extensive compliance test suite. Be confident in knowing the VIP has been used in thousands of production designs.
SoC developers	One consistent testbench interface spans the entire Cadence VIP Catalog ensuring straightforward chip level verification. Innovative licensing makes it affordable to perform multi-protocol verification. Also compatible with the extensive Cadence Memory Portfolio for full SoC verification.

Capabilities

Full timing, bus functional modeling of USB 2.0 and USB OTG specifications
Backwards compatible with USB 1.1 specifications
Models host, device and hub
Operates at high, full or low speed
Supports SRP and HNP compliance checking for USB OTG
Supports DP/DM, UTMI, UTMI+, ULPI and HSIC specifications

Supported Configurations

The USB 2.0 VIP completely models all USB components in the topology, including the host, device and hub.

Layer	Model Highlights
Protocol Layer	Completely models protocol, manages transaction requests and responses. Checks for all the transaction and packet rules.
Interface Layer	Completely models the physical link from the protocol layer to the simulation environment. Supports DP/ DM, UTMI, UTMI+, ULPI and HSIC interfaces. Supports reset, suspend/resume, remote wakeup.
Registers	Stores configuration information and model state. Supports register queries and updates through a testbench interface.

Protocol Compliance

The PureSuite compliance tests for USB enable designers to dramatically reduce the time and risk associated with functional verification, a task which regularly consumes over 70 percent of the entire chip development cycle. The sheer complexity of new interfaces makes the immediate availability of a robust specification test suite a required element of any design verification effort.