will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > Tools > Functional Verification > Incisive Enterprise Verifier

Incisive Enterprise Verifier 

Dual power from integrated formal analysis and simulation engines

Cadence® Incisive® Enterprise Verifier allows design teams and verification engineers to bring-up designs faster, begin bug hunting earlier in the process, gather more metrics toward verification closure by leveraging SVA and PSL covers, and reach bugs deep in the design that can be missed by a standalone simulation or formal analysis approach.

Incisive Enterprise Verifier Datasheet »
Incisive Enterprise Verifier delivers dual power from tightly integrated formal analysis and simulation engines. It includes Incisive Formal Verifier and Incisive Enterprise Simulator capabilities and adds new engine integration capability. In short, the strengths of each technology are combined and mixed in unique, mutually reinforcing ways to enhance the scalability and effectiveness of the analysis, as well as contribute a wealth of coverage metrics to further accelerate metric-driven SoC and Silicon Realization. With easy set-up, automatic operation for most users, fine-grain control for expert users, and new assertion debug capabilities, Incisive Enterprise Verifier increases return on investment from assertion-based verification. It also provides support for metric-driven SoC and Silicon Realization across the enterprise, with verification planning, regression operations on server farms, consolidated formal and simulation metrics, and multi-core performance improvements.

Additionally, new applications like Code Coverage Unreachability and Assertion-Based Verification IP provide mathematically exhaustive automation of verification processes that can break simulation-only approaches. Learn more about all the “verification apps” approach and offerings here.

  • Captures more metrics toward verification closure
  • Speeds design bring-up time
  • Finds bugs missed by standalone formal or testbench simulation
  • Uses formal-assisted simulation on larger designs
  • Performs rapid integration before a testbench is available
  • Leverages unified metrics toward verification closure
  • Leverages the same assertions as Incisive simulation, acceleration, and emulation technologies for SoC and Silicon Realization