Home > Products > Functional Verification > Incisive Enterprise Specman Elite Testbench > Resource Library

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Incisive Enterprise Specman Elite Testbench 

Faster and higher quality verification at block, chip, and system levels

Specman technology automates testbench generation and reuse, providing multi-language support and an advanced debug option.

Incisive Enterprise Specman Elite Testbench Datasheet »
9 resources found
 
Title Type Rated
Cadence and Texas Instruments Success Story
Format: .PDF    Date: 13 Apr 2012
 		Success Story
 0
Recommend!
Incisive Enterprise Specman Products Datasheet
Format: .PDF    Date: 14 Dec 2011
 		Datasheet
 7
Recommend!
Power-Aware Verification Spans IC Design Cycle White Paper
Format: .PDF    Date: 12 Dec 2011
 		White Paper
 18
Recommend!
Cadence and LSI Corporation Success Story
Format: .PDF    Date: 07 Dec 2011
 		Success Story
 0
Recommend!
Cadence and Siemens Sucess Story
Format: .PDF (1.5MB)    Date: 30 Nov 2011
 		Success Story
 1
Recommend!
Improving Verification Productivity through Adopting Dynamic Load and Reseed Methodology - Specman Advanced Option Application Note
Format: .PDF    Date: 06 Jul 2011
 		Application Note
 5
Recommend!
Mixed Signal Verification of Dynamic Adaptive Power Conference Paper Presented at DVCon 2010
Format: .PDF (1.2MB)    Date: 11 Mar 2010
 		Conference Paper
 2
Recommend!
Apples versus Apples HVL Comparison Finally Arrives Conference Paper Presented at DVCon 2010
Format: .PDF    Date: 11 Mar 2010
 		Conference Paper
 2
Recommend!
Where OOP Falls Short of Hardware Verification Needs Conference Paper Presented at DVCon 2010
Format: .PDF    Date: 11 Mar 2010
 		Conference Paper
 2
Recommend!
Display  20 | 50      
All Cadence Resources »