Home > Tools > Functional Verification > Incisive Enterprise Simulator > Resource Library

Incisive Enterprise Simulator  


Multi-language simulation fuels testbench automation, low-power, metric driven verification, and mixed-signal verification

Incisive Enterprise Simulator (IES) provides the most comprehensive IEEE language support with unique capabilities supporting the intent, abstraction, and convergence needed to speed silicon realization. IES is the core engine for low-power verification working closely with Conformal LP, the digital engine for mixed-signal verification working with Virtuoso simulators, the testbench engine for simulation acceleration with Xtreme and Palladium, and the RTL engine working with TLM verification solutions.

Incisive Metrics Center Technical Brief »
Incisive Enterprise Simulator Datasheet »
Cadence Export Model Packager Datasheet »
Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements Technical Paper »
239 resources found
 
Title Type Rated
RocketSim Parallel Simulation Engine Datasheet
Format: .PDF    Date: 28 Apr 2016
Datasheet
 1
Recommend!
Memory Model Portfolio for Palladium Series Datasheet
Format: .PDF    Date: 01 Dec 2015
Datasheet
 1
Recommend!
Palladium Z1 Enterprise Emulation Platform Datasheet
Format: .PDF (1.2MB)    Date: 16 Nov 2015
Datasheet
 1
Recommend!
Improving Emulation Throughput for Multi-Project SoC Designs White Paper
Format: .PDF    Date: 26 Oct 2015
White Paper
 2
Recommend!
Cadence and NetSpeed Success Story
Format: .PDF    Date: 30 Jul 2015
Success Story
 2
Recommend!
Formal Low-Power Verification of Power-Aware Designs White Paper
Date: 08 Jun 2015
White Paper
 8
Recommend!
Property Synthesis Throughout the Design Flow for Application in Formal Verification, Simulation, and Emulation White Paper
Date: 08 Jun 2015
White Paper
 1
Recommend!
Interoperable Application-Specific Solutions for Formal Verification Throughout the Design Flow White Paper
Date: 08 Jun 2015
White Paper
 1
Recommend!
Formal Verification for Post-Silicon Debug White Paper
Date: 08 Jun 2015
White Paper
 0
Recommend!
Gate-Level Simulation Methodology White Paper
Format: .PDF (1.7MB)    Date: 29 May 2015
White Paper
 7
Recommend!
Cadence Automotive Products Overview
Format: .PDF (1.4MB)    Date: 05 May 2015
Overview
 1
Recommend!
Automating Root-Cause Analysis to Reduce Time to Find Bugs by Up to 50% White Paper
Format: .PDF (2.1MB)    Date: 28 Apr 2015
White Paper
 0
Recommend!
Embedded Software Debug App Datasheet
Format: .PDF    Date: 28 Apr 2015
Datasheet
 2
Recommend!
Incisive Functional Safety Simulator Datasheet
Format: .PDF    Date: 24 Apr 2015
Datasheet
 0
Recommend!
Meeting Functional Safety Requirements Efficiently Via Electronic Design Tools and Techniques White Paper
Format: .PDF    Date: 20 Apr 2015
White Paper
 2
Recommend!
Cadence SpeedBridge Adapter for USB 2.0 Host Datasheet
Format: .PDF    Date: 24 Mar 2015
Datasheet
 4
Recommend!
Cadence and Freescale Semiconductor Success Story
Format: .PDF    Date: 12 Mar 2015
Success Story
 2
Recommend!
Cadence SpeedBridge Adapter for PCI Express 3.0 Datasheet
Format: .PDF    Date: 06 Mar 2015
Datasheet
 6
Recommend!
Cadence and Fujitsu Success Story
Format: .PDF    Date: 10 Feb 2015
Success Story
 0
Recommend!
Perspec System Verifier Datasheet
Format: .PDF (1.3MB)    Date: 11 Dec 2014
Datasheet
 3
Recommend!