Home > Products > Functional Verification > Cadence Functional Verification Flows

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Functional Verification 

Open Verification Methodology-based verification flow
Based on the IEEE 1800 SystemVerilog standard. Helps teams develop advanced verification environments with higher levels of integration and portability of verification IP. Fully open, supports multiple languages, and scales from block to system and project to project. Works seamlessly with the Cadence metric-driven verification flow and the Cadence Verification IP portfolio to maximize productivity, project predictability, and quality.
Learn more »

Metric-driven verification flow
Ensures verification project predictability, productivity, and quality. Uses specifications to create verification plans, performs metrics analysis/reporting, measures progress, and automates verification tasks. Helps teams determine when high-quality verification is achieved. Uses the Compliance Management System and the Cadence Verification IP portfolio to simplify the adoption of metric-driven verification.
Learn more »

Low-power verification flow
Verifies low-power design intent without disrupting the functional verification environment. Integrates low-power verification planning, coverage, and debugging. Supports the Common Power Format.
Learn more »

Assertion-based verification flow
Allows teams to start verification earlier and remove bugs faster. Captures design intent, detects errors close to the source, provides coverage information, and enables formal analysis. Supports industry-standard languages. Includes unique assertion-based Verification IP to simplify adoption of assertion-based verification.
Learn more »

Mixed-signal verification flow
Cadence has introduced a mixed-signal verification (MSV) flow for digital-centric designs. The flow enables high-performance mixed-signal verification very close to digital speeds, and it can be used for high-volume regression testing. The Cadence® MSV flow leverages real valued modeling (RVM) for top-level verification of analog or mixed-signal designs. Using the Cadence MSV flow, engineers can enhance the top-level verification performance of the overall verification process.
Learn more »