Home > Tools > Functional Verification > Customer Success

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Functional Verification 

Altair Semiconductor
Noam Meser
Altair Semiconductor

For Altair Semiconductor, which develops SoCs for smartphones and tablets, fast time to market is critical. Verifying its SoC architecture can be challenging, but the company addressed this with a verification flow based on Cadence® Incisive® Enterprise Simulator, the IEEE 1647, e language, and vManager for regression runs. Noam Meser, system level verification lead at the company, tells why he is "addicted" to Cadence.

AMD
Bryan Sniderman
AMD

Bryan Sniderman, Verification Architect for AMD, introduces the UVM Multilanguage (ML) Open Architecture to simplify verification IP (VIP) reuse.

AMD
Alex Starr
AMD

Alex Starr, Hardware Emulation Architect at AMD, highlights the unique capabilities of Palladium XP and in-circuit acceleration

Analog Devices
Sri Ranganayakulu
Analog Devices

Sri Ranganayakulu from Analog Devices applied the Cadence® Incisive® X-propagation simulation and SimVision debug capabilities to speed up reset verification. In this video, he talks about how he caught eight bugs in two designs in less time than it took with the traditional gate-level approach.

Bluespec
Todd Snyder, Bluespec and Matthias Kupka, Cadence
Bluespec and Cadence collaboration


Todd Snyder from Bluespec and Matthias Kupka from Cadence discuss the benefits of connecting FPGA-based Prototypes with Virtual Prototypes through the industry – standard SCE-MI interface resulting in accelerated embedded software development and system validation.

3Leaf Systems
Design Challenge
Shorten the overall design and verification process time
Incorporate a formal verification strategy into the existing flow to increase the quality of results over simulation

Cadence Solution
Introduced the design team to a formal verification strategy as part of the Assertion-based Verification flow that allowed them to accelerate ramp up and achieve desired results for both quality and efficiency
 Read Full story »

Agere Systems
Design Challenge
Adopt a new verification environment to enable hardware/software co-verification
Speed development time for 6-million-gate Link Layer Processor

Cadence Solution
Demonstrated the power of the Cadence Palladium® accelerator/ emulator by bringing up a new verification environment in only two weeks
Success of initial project convinced Agere to choose the Incisive Palladium II system for future designs
 Read Full story»

Anchor Bay
Design Challenge
Larger chips but shorter design cycles
Integrating an entire transceiver supporting multiple standards onto a single SoC

Cadence Solution
Cadence Incisive Xtreme III boosts design team verification productivity with instant "hot swap" among simulation, acceleration, and emulation
 Read Full story»

ClearSpeed
Design Challenge
Achieve better compliance measurement of verification processes
Reach coverage goals easier and faster to meet aggressive time-tomarket schedules
Improve project management capabilities

Cadence Solution
The Cadence Compliance Management System provided ClearSpeed a simple, automated path to complete compliance verification
Read Full story »

Fujitsu Microelectronics
Design Challenge
Align power design around CPF with accurate simulation
Move to smaller geometries
Reduce design time and improve QoS

Cadence Solution
Integrated, proven design solution leverages success in new applications
Accurate verification of final design improves silicon
 Read Full story»

iVivity
Design Challenge
Bring to market iDiSX, a high-performance, multi-core SoC that combines high integration with low power to accelerate the development of intelligent storage systems
Leverage proven IP to reduce risk, identify bugs, and accelerate project completion

Cadence Solution
The PCI Express IP solution, a plug-and-play component incorporating automatic stimulus generation, assertion checking, and functional coverage at the module, chip, and system levels
 Read full story »

LSI Corporation
Business Challenges
Establish a proven mixed-signal methodology to verify analog IP for a mixed-signal chip
Produce a high-quality product in a short time-to-market window
Design Challenges
Upgrade ad-hoc, manual verification methodology for analog IP
Leverage current, optimal verification flow for digital IP
Cadence Solutions
Incisive Enterprise Simulator
Incisive Enterprise Manager
Incisive Enterprise Specman Elite Testbench
Virtuoso AMS Designer
Virtuoso Schematic Editor
Virtuoso Analog Design Environment
Customer Support
Results
Established a methodology that can be extended to analog verification
Expanded analog design verification coverage and improved product quality
Met design and performance specifications
 Read Full story»

Melexis
Business Challenge
  • Accelerate design process
  • Increase design productivity
  • Lower design costs
Design Challenges
  • Streamline design and verification process
  • Find and fix bugs faster
  • Achieve higher level of design abstraction
Cadence Solutions
  • Cadence Incisive Enterprise Simulator
  • Cadence Incisive Software Extensions
  • Cadence SimVision Debug
  • Cadence Virtuoso Analog Design Environment
Results
  • 15% reduction in IC development time
  • 200X faster simulation via transaction-level model
  • Earlier detection/resolution of bugs
  • Enhanced collaboration between analog and software teams
 Read full story»

Newport Media
Design Challenge
Expose hard-to-find bugs early in the design cycle of AHB master/ slave to verify protocol compliance
Write more extensive tests to uncover and explore corner cases

Cadence Solution
The Cadence Incisive Formal Verifier solution including Assertion Based Verification IP (VIP) were used to improve the productivity and quality of functional verification earlier in the design and verification process
 Read full story »

Nufront
Business Challenges
Quickly roll out a third-generation dualcore Cortex-A9 mobile computing chip without sacrificing quality
Enable customers to speed up product launches and win more business
Design Challenges
Design a complex chip with 12M gates
Comply with strict mobile-computing platform requirements
Achieve low levels of power consumption and a high level of performance
Cadence Solutions
Palladium XP Verification Computing Platform
Incisive Enterprise Manager
Palladium XP Dynamic Power Analysis
SpeedBridge rate adapters
Results
Sped up simulation goals by approximately 1,000x
Increased productivity while meeting stringent quality requirements
 Read Full story»

NVIDIA
Narendra Konda
NVIDIA

Narendra Konda, Director of Hardware Engineering at NVIDIA, outlines how the Cadence System Development Suite helps his design team successfully integrate complex hardware and software, develop app-ready systems more quickly, and ultimately improve the overall quality and competitiveness of their products.

Philips
Design Challenge
Adopt a new process that would allow the team to achieve higher productivity without disrupting their existing design flow

Cadence Solution
Deployed the Cadence Incisive® Xtreme® Server, an easy-to-use solution that integrated seamlessly into the team's existing SoC design flow
 Read full story »

QLogic
Business Challenges
Quickly produce a sophisticated new network switch to capture market share
Design Challenges
Ensure success of complex ASIC design with system-level verification
Cadence Solutions
Palladium XP Verification Computing Platform
Customer Support
Results
Achieved verification of an ASIC design at the system level, earlier in the design cycle and faster than in previous ASIC verification projects
Reduced verification time by 50% compared to previous, less-complex switches
 Read Full story»

Renesas
Design Challenge
Migrate Renesas engineers to a new system-level design methodology based on next-generation high-level synthesis (HLS)
Demonstrate significant productivity improvements in creation and retargeting of RTL designs

Cadence Solution
Two-year R&D partnership with Renesas engineers to adapt HLS technology developed at Cadence for production usage at Renesas
Next-generation Cadence HLS technology tailored and refined for real production based on feedback from Renesas engineers
Comprehensive design and verification methodologies/flows specified by and developed with Renesas engineers in order to integrate HLS with other Renesas production design flows
 Read Full story»

Ricoh
Business Challenges
  • Accelerate development cycle for multifunction printer ASICs
  • Automate verification management process
Design Challenges
  • Lack of effective solutions to avoid missing test cases
  • Need to minimize time spent capturing verification status before actual problem solving
Cadence Solutions
  • Incisive vManager solution
  • Incisive Enterprise Simulator
  • Metric-driven verification (MDV)methodology
Results
  • vManager solution addresses approximately 22% of the missing or incomplete test case issues
  • 2.5 months saved in data collection and reporting time
  • Ability to start resolving issues earlier in the design cycle
 Read full story»

RivieraWaves
Business Challenge
  • Produce highly differentiated low-power Bluetooth 4.1 IP in aggressive timeframes
Design Challenges
  • Migrate from OVM to UVM for next-generation Bluetooth 4.1 IP design verification
  • Find bugs faster and sooner
  • Effectively manage new, complex IP challenges
  • Meet robustness goals while achieving new levels of efficiency
Cadence Solutions
  • Incisive Enterprise Simulator
    • SimVision
    • Incisive Metric Center
  • Incisive Enterprise Manager
Results
  • Reduced the debug cycle in the overall verification project by 30%
  • Reduced the debug cycle in the overall verification project by 30%
  • Quickly and easily migrated from OVM to UVM environment
  • Achieved faster IP delivery to customers, enabling faster time to market
  • Met efficiency goals
 Read full story»

Samsung
Business Challenges
Deliver new SSD products to market on time
Expand market share and grow into new applications
Design Challenges
Complete verification efficiently for new SSD products
Enable early firmware and driver integration, and debug, prior to FPGA prototype availability
Cadence Solutions
Palladium XP with simulation acceleration use model
Accelerated VIP for PCI Express
Results
Increased validation speed multiple hundreds of times compared to simulation
Increased validation team productivity by 100%
 Read Full story»

Siemens Healthcare
Business Challenge
New image-chain platform design demanded the highest levels of quality, reliability, and flexibility, which would require a more effective verification environment
Design Challenges
Existing verification flow hampered productivity
Incomplete language implementation and immature tools
Repeated recodes
Lack of automation and reuse
Cadence Solutions
Incisive Enterprise Specman Elite Testbench
Incisive Enterprise Manager
Customer Support
Results
Increased verification productivity by 30% compared to previous methodology
Delivered reliable platform on time, with no unexpected delays
Achieved flexibility for future expansion
 Read full story»

Siemens
Design Challenge
Build an all-encompassing chip-level verification plan over the entire functionality of the ASIC, including both hardware and software, that addresses real-life use cases and user scenarios
Reduce overall project time
Develop a flexible, trustworthy verification plan to stay on track, manage progress, and automate coverage collection to address unforeseen design changes
Integrate formal analysis technology into the verification flow

Cadence Solution
Cadence Incisive Enterprise Manager
Cadence Incisive Enterprise Specman Elite Testbench
Cadence Incisive Formal Verifier
Cadence Incisive Enterprise Simulator
 Read Full story»

Sigma
Design Challenge
Accelerate verification schedules and provide firmware engineers with earlier access to a hardware platform to verify their designs in a pre-silicon environment
Establish a methodology that can be easily integrated into existing processes

Cadence Solution
Palladium series of hardware assisted verification technologies with both in-circuit emulation and transaction-based acceleration capabilities
 Read Full story»

Silicon Laboratories
Design Challenge
Full-chip verification was much too slow with regard to integrating the analog and digital content at the full chip level
Verification productivity must be improved by allowing users to begin the digital verification effort much sooner in the overall process

Cadence Solution
Cadence Incisive Enterprise Simulator running the Digital Mixed Signal option
Cadence Mixed-Signal Solution allows users to seamlessly connect Real Value Models to the digital content
 Read Full story»

Silicon Labs
Business Challenge
  • Ramp up the company’s product development capabilities
Design Challenge
  • Create and implement efficient design flow and methodology, supported by single toolset, for development of low-energy MCUs
Cadence Solution
  • Integrated mixed-signal, low-power RTLto-signoff flow based on Cadence Assura, Encounter, Incisive, and Virtuoso platforms
Results
  • Saved several months in development time for design flows
  • 20 months after the start-up of the company, the first 32-bit MCU (EFM32 Gecko) was launched, consuming only a quarter of the energy of competing products
  • Developed new 32-bit MCU in just 4 months, saving up to 8 months of effort due to innovative design methodology and focus on re-usability
 Read full story»

STMicroelectronics
Business Challenge
  • Achieve faster debug of RTL data cache flow
  • Quickly gain familiarity with new testbench for enhanced productivity
Design Challenges
  • Learn testbench environment and manage debug process independently after support from testbench developer ended
  • Detect and resolve bugs faster and earlier in the process
Cadence Solutions
  • Incisive Debug Analyzer
  • Incisive Specman Elite Testbench
  • Incisive Enterprise Simulator
  • SimVision
Results
  • Saved 2 months of debugging time
  • Enhanced team productivity with easy-to-use debug tool
 Read full story»

STMicroelectronics
Business Challenge
  • Speed the time to market for developing SoCs incorporating STxP70 extensible processor
Design Challenge
  • Simplify and accelerate the integration of STxP70 extensible processor and extensions into SoC-based designs
Cadence Solutions
  • Cadence Incisive Formal Verifier
  • SoC Connectivity verification application (customized by STMicroelectronics for STxP70 core plus extensions)
Results
  • Easy-to-use, high-performance solution, even for formal verification novices
  • Exhaustive connectivity checks completed in 15-30 minutes, compared with 3-4 days for non-exhaustive checks previously
  • Found connectivity issues 1-2 months earlier than previous methods
 Read full story»

STMicroelectronics
Design Challenge
Verify a 100-million-transistor IC on a tight schedule using existing verification environment

Cadence Solution
HW-based verification system
 Read full story »

STMicroelectronics
Business Challenges
Increasing time-to-market pressure for high-quality microcontrollers
Design Challenges
Needed an enhanced, accelerated methodology to verify digital IP components
Required a more effective verification reuse methodology
Required 100% code coverage, 100% functional coverage, and 100% of tests passing without any manual checks
Cadence Solutions
Incisive Enterprise Simulator
Incisive Enterprise Specman Elite Testbench
Incisive SimVision
Incisive Enterprise Verifier
Incisive Enterprise Manager
Incisive Verification IP (VIP)
Accellera Systems Initiative Universal Verification Methodology (UVM)
Results
Reduced the average verification effort for a new digital IP from 35 weeks to 25 weeks, speeding time to market
Achieved zero-defect delivery
Met stringent quality goals early in verification process
 Read Full story»

STMicroelectronics
Laurent Mailet-Contoz
STMicroelectronics

Laurent Mailet-Contoz, Project Leader from STMicroelectronics uses the Incisive verification platform at the transaction level to reduce their design cycle and help the company to be the first to new markets.

Sun Microsystems
Design Challenge
Develop the highest throughput and most eco-responsible processor available
Employ a verification platform that could eliminate costly respins and accelerate project completion

Cadence Solution
Seamlessly integrated simulation, acceleration, and in-circuit emulation into a single verification environment
 Read full story »

Sun Microsystems
Jai Kumar
Sun Microsystems

Jai Kumar, Verification Technologist from Sun Microsystems shared his verification experience of advanced development of UltraSPARC processors with Cadence Incisive Xtreme series.

Texas Instruments
Business Challenge
Short time-to-market window for complex mixed-signal design verification
Design Challenges
High-performance, ultra low-power features in close interaction with core analog functional blocks at the SoC level
High-volume product
Functional failures would lead to costly design iterations
Cadence Solutions
Digital-centric mixed-signal verification flow
Incisive Enterprise Simulator Digital/Mixed-Signal (DMS) Option
Incisive Enterprise Specman Elite Testbench
Incisive Enterprise Manager
Virtuoso AMS Designer with flexible analog simulation
Virtuoso Accelerated Parallel Simulator – XL
Customer Support
Results
300x faster verification vs. mixed-signal simulation at the transistor level
Improved time to market and product quality with mixed-signal regression runs
Fewer re-spins with high-performance, real-number modeling and top-level, metric-driven mixed-signal SoC verification
Earlier detection and correction of errors
10x cycle-time improvement in mixed-signal verification
 Read Full story»

Texas Instruments
Business Challenges
Deliver the best application processor with optimal performance, power consumption, and thermal conditions
Limit power consumption within two watts
Design Challenges
Provide accurate power estimation based on real use cases
Develop a methodology and a power dashboard, and continually track power updates
Achieve close correlation between an architect’s power estimation and actual silicon measurement
Cadence Solutions
Palladium XP Dynamic Power Analysis
Encounter Power System
Results
Power estimation and actual silicon measurement at 96% accuracy
Detected unexpected power peaks and resolved design to lower power consumption
 Read Full story»

Unisys
Design Challenge
Expose hard-to-find bugs early in the design cycle of the complex ES7000 Real-Time Capacity Server Series
Verify design blocks prior to testbench simulation for faster time-to-market

Cadence Solution
The Cadence Incisive Formal Verifier technology as part an assertion-based verification flow was incorporated into the production design flow complementing Incisive Design Team Simulation and Incisive Palladium Emulation
Design with Verification in mind started with logic design teams early in the project cycle minimizing lengthy tail-end functional iterations
Productivity and product quality were dramatically increased
 Read full story »

UPEK
Design Challenge
Speed the design cycle
Incorporate an assertion-based verification methodology (across formal analysis and simulation) into an existing design and verification flow

Cadence Solution
Address key verification issues up front in the design
Add Incisive Formal Verifier (including Incisive Design Team Simulator) to UPEK's existing flow
 Read full story »

Xilinx
Business Challenges
Shrink turnaround time for IP design testing
Design Challenges
Accommodate designs with multiple, multivalue parameters
Eliminate parameter set repetition
Avoid redundant test suite regressions
Cadence Solutions
Cadence Specman within the Incisive Enterprise Simulator
Results
Enhanced parameter generation with support for both exhaustive and randomized sets
Reduced simulation runtimes by 20% to 30%
Increased productivity for hard and soft IP development
Greater overall IP quality
 Read Full story»

Samsung
Business Challenge
Reduce regression turnaround time (TAT) from five days to one day for register-transfer level (RTL), and from five days to two days for gate-level simulation (GLS)
Design Challenges
The application processor system on chip (SoC) would quickly grow to 150 million gates and beyond
Logic simulation runtime takes longer and consumes more memory with each design generation
Cadence Solutions
Incisive Enterprise Simulator
Incisive SimVision
Incisive Enterprise Manager
Incisive Verification IP (VIP)
Accellera’s Universal Verification Methodology (UVM)
Results
Reduced RTL regression time by 80% and GLS by 60%
Achieved 1.5x speed increase for Standard Delay Format (SDF) GLS and 2.2x speed increase for zero-delay GLS
Reduced long-running RTL simulation time from 100 hours to 4 hours
Reduced number of simulation builds from 315 to 20, saving 96% of disk space and 42% of total regression runtime
 Read Full story»

Dialog Semiconductor
Steven Holloway
Dialog Semiconductor

In this video from CDNLive EMEA 2014, Steven Holloway, Principal Verification Engineer of Dialog Semiconductor, discusses how he needed to successfully verify the register map in his parametric projects, while working around complex access policies, rapidly changing specifications, and the need to complete verification in an overnight regression run. Using Cadence's RegVal formal app flow, Holloway was able to automatically generate properties based on specifications, allowing him to run a validation regression on all 900 registers on the chip in six hours of CPU time and quickly debug any problems, all with less set-up time than it would take to put together a test bench.

Duolog
David Murray
Duolog

David Murray, CTO at Duolog, discusses collaborating with Cadence to help customers address SoC integration and verification.

Faraday Technology
Business Challenge
  • Produce prototype of highly complex, 300-million-gate SoC—the 1st such effort in Taiwan—in 7 months
  • Grow business through ability to develop large-scale chip designs
Design Challenges
  • Shorten verification and analyses processes
  • Process large database for huge SoC design
  • Manage and integrate different technologies across industries
Cadence Solutions
  • First Encounter® Design Exploration and Prototyping
  • Encounter® Digital Implementation System
  • Encounter Conformal® Equivalence Checker
  • Incisive® verification platform
  • Sigrity™ packaging and PCB signal and power analysis solutions
  • Verification IP Catalog
Results
  • Completed complex design from data-in to tapeout within 7 months
  • Reduced one iteration for timing optimization, extraction, analysis and verification of physical design down to 4 days
  • Expanded design capacity by 10X
 Read full story»

Freescale
Abhinav Nawal
Freescale

Abhinav Nawal from Freescale stepped above the traditional directed test approach for (Common Power Format) CPF low-power verification. He used Cadence® Incisive® Enterprise Manager, Incisive Enterprise Simulator, SimVision debug, and the Incisive Metric Center to find many critical system-level corner case issues, which, left undetected, would have been catastrophic for his SoC.

Freescale Semiconductor
Angela Liang
Freescale Semiconductor

Hear from Angela Liang, Sr. Mixed-Signal Verification Engineer, at Freescale Semiconductor as she describes how they utilized the Cadence Low Power and Mixed-Signal Solution to verify the company’s Kinetis Microcontroller products targeted for automotive and internet-of-things applications.

Freescale Semiconductor
Wai-Chee Wong
Freescale Semiconductor

Wai-Chee Wong, Senior Member of Technical Staff at Freescale Semiconductor, details how Palladium XP helps speed their verification effort by 10,000x over simulation.

Freescale Semiconductor
Anis Jarrar
Freescale Semiconductor
Anis Jarrar, Principal Design Engineer, at Freescale Semiconductor describes how they utilized the Cadence Low-Power Solution to design and implement the complex Kinetis SoC.

Fujitsu Semiconductor Europe GmbH
Raimund Soenning
Fujitsu Semiconductor Europe GmbH

Raimund Soenning, Manager at Fujitsu Semiconductor Europe GmbH describes how they leverage the Cadence functional verification methodology to help develop large SoCs in the automotive industry.

IBM
Nancy Pratt
IBM
Nancy Pratt, BIST Verification Lead at IBM, details the use of Cadence Verification tools to help streamline and provide more detailed reports, improve planning and increase scheduled adherence.

MediaTek
Andrew Chang
MediaTek

In this video, Andrew Chang, MediaTek corporate vice president, talks about the challenges in creating today's smart devices—complexity, the push for higher performance, and the need for lower power. Chang discusses how the Cadence® Palladium platform has helped MediaTek achieve faster simulation and debug; the company has achieved a 300X speed-up in simulation time, with 6X faster turnaround time. As a result, MediaTek is succeeding in meeting its time-to-market and design quality goals.

NVIDIA
Narendra Konda
NVIDIA

Narendra Konda, Director, HW Engineering at NVIDIA, discusses leveraging Palladium XP and the Rapid Prototyping Platform to integrate complex hardware and software designs.

NXP
Rajesh Chitturi
NXP

NXP strives to deliver bug-free products such as RFID, NFC and smart card SoCs. Watch this video to learn how design engineer Rajesh Chitturi worked with his team to save 1.5 weeks from their verification cycle while increasing code coverage to 95% using a flow based on Cadence® Incisive® Enterprise Manager, Incisive Enterprise Verifier, and Incisive Metric Center.

S3
S3
Flavio Cali

Hear from Flavio Cali with S3 Group, as he highlights the user experience of Cadence Physical Verification System (PVS) for SoC design.

STMicroelectronics
Karl Herterich
STMicroelectronics

At STMicroelectronics, engineers were presented with a design in the C model, yet the register-transfer level (RTL) would not become available for another five to six weeks. The engineers wanted to make use of this time and start their verification process. In this short video, Karl Herterich, senior IC verification engineer at the company, explains how Cadence and its Incisive® Specman Elite® Testbench helped the team adjust its verification environment so it could work on the C model first, then RTL for signoff. STMicroelectronics gained a shorter verification cycle in the process.

STMicroelectronics
Mohit Jain
STMicroelectronics

Mohit Jain from STMicroelectronics applied Cadence® Incisive® Enterprise Simulator and SimVision debug capabilities for IEEE 1801 / UPF low-power verification to a low-power demonstrator in preparation for use with a production set-top box chip. Watch this video to learn how he reused his existing code successfully, including the power format files and the macro models coded in his Liberty files.

STMicroelectronics
Samuele Raffaelli
STMicroelectronics

Samuele Raffaelli, a digital designer at STMicroelectronics, talks about how he and his team used, as a first step in verification, a formal verification methodology based on Cadence's Incisive® Formal Verifier and Incisive Enterprise Verifier for "exhaustive verification of the RTL." Watch the video to learn how the team reduced its verification time from 12 to 8 weeks.

STMicroelectronics
Abhishek Jain
STMicroelectronics

Abhishek Jain, Technical Manager at STMicroelectronics, talks about working with the Cadence Incisive Verification Solution to deploy a UVM multi-language, low-power verification methodology resulting in earlier and integrated verification.

Technical University of Braunschweig
Challenges
Prepare students for workforce by teaching with powerful electronic design automation (EDA) technologies
Cultivate relationships with educators and corporations to further academic research in low-power digital design
Cadence Solutions
Cadence Academic Network
Incisive Unified Simulator
Encounter RTL Compiler
Encounter Digital Implementation System
3D Design Viewer
C-to-Silicon Compiler
Results
Students earn internships and jobs at leading technology companies with a strong presence in Europe
TUBS participates in publicly funded research projects involving low-power digital design
 Read Full story»

Test and Verification Solutions
Mike Bartley
Test and Verification Solutions

What do you do when you've got an SoC verification project involving a testbench with a mix of different languages? In this 1.5-minute clip, Mike Bartley, CEO of Test and Verification Solutions, talks about how using open-source UVM-ML has allowed his team to reuse its legacy multi-language verification environment in a new UVM testbench environment. The team was able to wrap its Cadence® Incisive® Enterprise Specman Elite® Testbench in a UVM framework.

Test and Verification Solutions
Mike Bartley
Test and Verification Solutions

An SoC developer needed to speed up the time for verifying the DDR memory controller in its SoC. Mike Bartley, CEO of Test and Verification Solutions, found a faster way to do this by building a testbench with Denali™ memory models and using automated testbench generation via Cadence's Incisive® Enterprise Specman Elite® Testbench. Watch this 3-minute video to hear Mike explain how these tools helped save 50% of the effort on the 4-month project.