Home > Tools > Functional Verification > Indago Debug Platform

Indago Debug Platform 

Spending more than half of your verification effort in debug? Ready to raise your verification productivity? The Cadence® Indago™ Debug Platform, which offers modern and innovative debug concepts such as patented, automated root-cause analysis, Big Data capture, as well as a unified apps-based debug analysis platform, can help engineers uncover bugs up to 50% faster than with traditional, sample-based debug approaches. The platform further expands the comprehensive Cadence System Development Suite, which accelerates system design and verification via a set of open, connected, and scalable platforms.

Key benefits:
  • Facilitates up to 50% faster detection of the underlying bug source
  • Applies Big Data concepts to hardware verification for intelligent debug and increased automation
  • Lets you rerun verification just once to validate a fix after root cause has been detected and resolved
  • Provides an integrated and synchronized IP-to-system solution for design and testbench debug, interface protocols, and hardware/software integration
  • Provides an open platform with third-party support
Cadence Announces Indago Debug Platform
Introduction to Indago Debug Analyzer App *
Watch video »
Introduction to Indago Embedded Software Debug App *
Watch video »
Introduction to Indago Protocol Debug App *
Watch video »
* Login required.
Press release Blog

The Indago Debug Platform is integrated and open, with third-party support that enables multiple design and verification specialists to operate as a team to resolve system-on-chip (SoC) bugs. The three debug apps currently built into this platform include:
  • Indago Debug Analyzer, which extends RCA from the e testbench (IEEE 1647) to SystemC (IEEE 1666) to SystemVerilog (IEEE 1800) and provides interactive post-process debug capabilities
  • Indago Embedded Software Debug, which synchronizes software and hardware source code debug to resolve bugs associated with embedded software applications. This app is optimized for the Cadence Incisive® simulation platform and the Cadence Palladium® XP emulation platform.
  • Indago Protocol Debug, which provides intuitive debugging by using Cadence verification IP (VIP) to visualize advanced protocols such as DDR4, ARM® AMBA® AXI, and ARM AMBA ACE
Breaking Through the Verification Bottleneck
Debug has long been considered a verification bottleneck. You can spend dozens of cycles making educated guesses about where to sample data and rerunning verification based on observed errors. Most debug processes still involve printf() statements and waveforms. What’s more, with increasing SoC complexity comes more complex debug.

Current debug methodologies call for multiple verification iterations that incrementally extract data points to ultimately pinpoint the source of the bug. As you may well know, this can be a very frustrating process if you have to spend time rerunning the verification engine, incrementally adding data probes, and reviewing virtually the same mountain of data again and again.

Indago Debug Platform provides a significant shift in debug methodology. To identify the root cause of the bug, the Indago Debug Platform applies the Big Data approach to sample the entire debug data set once (messages, waveforms, source execution order, call stack, active threads, etc.). Once this is done, you can then analyze and play back the data, asking deeper questions about what really happened during the run, without rerunning the verification engine. The automation in the platform can highlight causality and point out correlations that would otherwise go unnoticed through a traditional approach.

As the Indago Debug Platform records the complete execution order of your source code, you can examine the complete call stack, active threads, and local variable values. You can also single-step forward or backward to replay the simulation result at each point in the RCA process. Using the platform’s powerful RCA automation, you can better understand the complete failure scenario and diagnose bugs much more quickly than with the traditional approach.