|
|
 |
 |
|
|
|
|
|
|
Home > Products > Incisive functional verification > Products > Plan-to-Closure Methodology
|
|
 |
Incisive Plan-to-closure Methodology
The Cadence® Incisive® Plan-to-Closure Methodology reduces risk in the verification of full chips and SoCs by providing a system of best known principles, practices, and procedures that increase project productivity and predictability and ensure overall system-level quality. A guiding principle of the Plan-to-Closure Methodology is to "begin with the end in mind." Accordingly, the methodology spans the full verification process from creating automated, executable plans to achieving system-level closure. The Plan-to-Closure Methodology is a map that steers verification based on optimized methods that have been tested on real projects. It meets the broad spectrum of verification needs, from designers verifying blocks, to design teams, to enterprise multi-specialist teams who rely on the most advanced verification techniques.
The Incisive Plan-to-Closure Methodology spans
 | Verification planning and management | | Assertion-based verification | | Testbench automation and reuse | | Full system verification |
The Incisive Plan-to-Closure Methodology includes
| Knowledge System, a web-based portal technology, available to customers, that includes documented best verification practices and reuse guidelines that apply across application spaces, helping teams quickly learn and incorporate the methodology | | Golden executable examples that help you learn and apply the methodology and serve as a template | | Libraries (code building blocks and utilities) that automate the process and eliminate many redundant verification coding tasks |
And since the Incisive Plan-to-Closure Methodology is developed by a full-time dedicated Cadence Methodology R&D Team, you can focus your time and resources on verifying innovative designs rather than developing a methodology. Whatever your verification needs are today or for future projects, the Plan-to-Closure Methodology will guide you through the verification process, allow you to plan with confidence, and help you achieve verification closure on schedule.
The Incisive Plan-to-Closure Methodology has also been tailored to:
The Incisive Plan-to-Closure Methodology is also optimized specifically for Incisive functional verification platform products.
Plan-to-Closure Knowledge System
Find out more about the Cadence® Incisive® Plan-to-Closure Methodology. You'll see highlights of the interactive web-based Knowledge System, a robust Table of Contents that lists all available technical documentation on the methodology, an excerpt from the Incisive Plan-Closure Methodology overview document, and more.
Preview the Knowledge System now
| Incisive Plan-to-Closure Methodology |
| | |
Key benefits
| Delivers a powerful and consistent design and verification methodology including the Plan-to-Closure Knowledge System, golden examples, and supporting libraries | | Maximizes user productivity, predictability, and quality by encapsulating comprehensive guidelines for full-chip and SoC design and verification | | Offers an interlinked methodology for both design teams and multi-specialist enterprise-level teams that can be incrementally adopted
| |  | Expands proven coverage-driven verification to metric/plan-driven verification with full planning and management methodology | | Provides assertion-based verification (ABV) methodology for using assertions at any level and leveraging them throughout the design and verification process, from formal analysis to simulation to acceleration/emulation | | Ensures verification environment reuse with plug-and-play Verification Components: e-only, SystemVerilog-only, or mixed-language Verification Components | | Offers a comprehensive solution for system verification |
| | Supports verification process automation (VPA)-based solutions |
|
|
|
|
|
|
