Cadence Kits
Incisive functional verification
Encounter digital IC design
Virtuoso custom design
PRODUCTS
Virtuoso platform L
Virtuoso platform XL
Virtuoso platform GXL
Virtuoso Multi-Mode Simulation
Virtuoso AMS Designer Simulator
Virtuoso Spectre Circuit Simulator
Virtuoso UltraSim Full-chip Simulator
Virtuoso Layout Migrate
Virtuoso Digital Implementation
Virtuoso RET Suite
Virtuoso RF Designer
Cadence Chip Optimizer
Cadence Space-Based Router
Cadence QRC Extraction
Virtuoso Analog ElectronStorm Option
Virtuoso Analog VoltageStorm Option
Virtuoso Passive Component Designer
Assura DRC
Assura LVS
Cadence SiP RF Layout
Cadence SiP RF Architect
Other Virtuoso Products
DESIGN TASKS
Advanced device modeling
Specification-driven design
Multi-mode simulation
Accelerated layout
Silicon analysis
Full-chip integration
RF SiP Design
Allegro IC-PKG-PCB co-design
OrCAD PCB design
System-in-package design
Design for manufacturing
IP catalog
Print-friendly version
Virtuoso custom design platform GXL

Download PDF datasheet

For designers who need leading-edge technology to create their designs, the GXL configuration of the Virtuoso® custom design platform delivers the most advanced capabilities, including expanded physical design features and an improved simulation environment. Its two key components—Virtuoso Layout Suite GXL and Virtuoso Analog Design Environment GXL—provide enhanced analog analysis and advanced chip finishing.

As the high-end custom block authoring physical layout tool for the Virtuoso platform, Virtuoso Layout Suite GXL supports custom digital, mixed-signal and analog designs at the device, cell, and block levels. These accelerated features provide advanced automation to accelerate custom block authoring. Included are device generation and editing, block floorplanning, automatic placement, and interactive routing.

The Virtuoso Analog Design Environment GXL helps center a design better for yield improvement and also gives designers access to the same advanced CIC environment used within the Cadence Allegro platform for creating system-in-package (SiP) designs.

Key Benefits



Accelerated block authoring through connectivity-driven features and flow, schematic or netlist, and correct-by-construction LVS correct layout to reduce verification iterations
Increased productivity and design quality with constraint- and design-rule-driven features to automatically ensure design and process correctness in real time
Simplification and optimization of device generation using a new menu-driven QuickCell feature or the standard SKILL programmable parameterized cells
Efficient planning, placement and routing of large block designs with custom floorplanning, automatic placement, and advanced interactive routing features
Enhanced analog design team productivity gains—up to 10x over manual methods
Unique support for meeting new performance specifications, and for handling design reuse, technology migration, and ECOs.
Advanced optimization algorithms improve design centering and yield


Virtuoso custom design platform
Virtuoso custom design platform


Webinar Series for Custom IC Designers
What's new

Cadence Custom Design Solution
Helps designers boost productivity to deliver high-quality custom silicon on time

New Online Product Demos Available Now!
Demos featuring new technologies and features from release IC 6.1

Flexible Constraint-Management Drives Next-Generation M/S Design
Success of semiconductor companies rest on the ability to improve the efficiency

Resource library
 

Datasheet (PDF)
Platform brochure (PDF)
Adoption brief (PDF)
Demos and webinars
Technical info
Success stories
News and events

Support and services
 

Engineering services
SourceLink
Education
Downloads

Contact us
Virtuoso eNewsletter