Home > Products > Custom IC Design > SoC Encounter RTL-to-GDSII System > Resource Library

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SoC Encounter RTL-to-GDSII System 

Full-chip implementation in a single system

The SoC Encounter System provides fast and flexible feasibility analysis, giving engineers an early, accurate view of whether the most complex designs will meet their targets and be physically realizable. It offers the latest low-power design and yield capabilities and provides a predictable path to design closure.

SoC Encounter RTL-to-GDSII System Datasheet »
16 resources found
 
Title Type Rated
Building Energy-Efficient ICs from the Ground Up White Paper
Format: .PDF    Date: 15 Dec 2011
 		White Paper
 2
Recommend!
SoC Encounter System Datasheet
Format: .PDF    Date: 15 Jun 2009
 		Datasheet
 10
Recommend!
Practical Guide to Low-Power Design - User Experience with CPF
Date: 16 May 2008
 		eBook
 37
Recommend!
Timing closure on a 1GHz DSP-processor using RTL Compiler and SoC Encounter
Format: .PDF    Date: 04 Nov 2007
 		Conference Paper
 5
Recommend!
Using Cadence Chip Optimizer with SoC Encounter GXL for Design Closure
Format: .PDF (1MB)    Date: 15 Sep 2007
 		Conference Paper
 0
Recommend!
Performance Impact from Metal Fill Insertion
Format: .PDF    Date: 15 Sep 2007
 		Conference Paper
 1
Recommend!
Techniques for Custom Routing Using Encounter Technology for a 2GHz Microprocessor
Format: .PDF    Date: 15 Sep 2007
 		Conference Paper
 1
Recommend!
More Complex Optimization Methodologies to Improve PPA Results in High-Performance Designs
Format: .PDF (1.1MB)    Date: 15 Sep 2007
 		Conference Paper
 0
Recommend!
Common Platform Datasheet for Cadence 65nm Low-Power Reference Flow
Format: .PDF    Date: 01 Jul 2007
 		Datasheet
 5
Recommend!
Use of the Incremental Technology Database for Design in IC 6.1 and OA 2.2
Format: .PDF    Date: 15 Apr 2007
 		Conference Paper
 2
Recommend!
Real Design Challenges of Low-Power Physical Implementation
Format: .PDF (4.3MB)    Date: 15 Apr 2007
 		Conference Paper
 1
Recommend!
SoC Cost Reduction by Combining FE-BE Optimisation Techniques
Format: .PDF    Date: 15 Apr 2007
 		Conference Paper
 0
Recommend!
Using Advanced Low-power Techniques to Mitigate Headaches, an interview
Format: .PDF    Date: 29 Jan 2007
 		Cadence Article
 0
Recommend!
Cadence Low-Power Solution Demo
Date: 29 Jan 2007
 		Demo
 6
Recommend!
Cadence Encounter Digital IC Design Demo: Necessary and Absolute Signoff Analysis for 65/45nm Design
Date: 29 Jan 2007
 		Demo
 11
Recommend!
Cadence Encounter Digital IC Design Platform Brochure
Format: .PDF    Date: 01 Apr 2005
 		Brochure
 17
Recommend!
Display  20 | 50      
All Cadence Resources »