will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > Tools > Custom IC Design > Virtuoso UltraSim Full-Chip Simulator

Virtuoso UltraSim Full-Chip Simulator 

Capacity, accuracy and speed in FastSPICE simulation

Virtuoso UltraSim Full-Chip Simulator provides flexible transistor-level verification of large custom designs

Virtuoso UltraSim Full-Chip Simulator Datasheet »

The Cadence® Virtuoso® UltraSim Full-Chip Simulator is a high-performance transistor-level FastSPICE circuit simulator for verifying large custom, analog/mixed-signal, RF, memory and SoC designs. It uses true hierarchical simulation with patented isomorphic and adaptive partitioning algorithms to provide the capacity, accuracy, and speed required for design and verification, regardless of design type or stage in the design cycle.

  • Accelerates pre-and post-layout simulation for a wide range of applications from blocks to full-chip SoCs
    • Basic and advanced circuit diagnostics
    • Advanced parasitic reduction algorithm
    • Advanced algorithm for custom digital verification
  • Offers design verification flexibility through various modes
  • Delivers silicon-accurate simulation
  • Has the flexibility to switch between environments for different design stages via integration with Virtuoso Analog Design Environment
  • Delivers high analog capacity and simulation speed for AMS simulation solutions for block authoring and final verification