Cadence Design Systems, Inc.

Standards and Languages News and Events

This page contains technical information related to standards and languages, including press releases, articles and events.

Press releases

03/14/06	IEEE Recognizes Cadence Leadership and Contributions to IEEE 1800 SystemVerilog Standard

10/17/05	Cadence Backs User Demand for Accelerating IEEE P1647 e Standardization

02/28/05	Cadence and Virage Logic Collaborate to Deliver Timing and Signal Integrity Views to Enable Low-Power Design

02/14/05	Cadence Donates Technology to IEEE to Enhance SystemVerilog Usability

10/07/03	Cadence Embraces SystemVerilog

06/02/03	Cadence Enables Open Interoperability for Next-Generation IEEE Verilog

allpress releases

Third-party press releases

12/12/05	IEEE Ratifies SystemC 2.1 Standard for System-Level Chip Design

allthird-party press releases

Articles

02/14/05	IEEE SystemVerilog Heads Towards Balloting

11/29/04	SystemC Presses IEEE Standardization

11/19/04	Focus On Results in System Language Debate

10/11/04	Methodology Sought For Assertion-based Verification

09/30/04	Accellera Re-elects Officers, Cites Progress in IEEE

more articles