If you're having trouble reading this message, please visit click here.

Header

WHAT'S HOT

New online product demos available now
New technologies and features from release IC 6.1 including advanced design environment, accelerated physical design with prototype flow, and constraint-driven flow.
More »

Cadence Designer Network User Community
Join Cadence Virtuoso technology users around the world to exchange ideas and solve 
challenges.

Read Custom Design articles
»
Post to the forums »

separator

CUSTOMER ENDORSEMENTS

BitWave Semiconductor: An interview with Geoff Dawe, CTO
Breakthroughs in software-defined.
More »


separator

UPCOMING EVENTS

CDNLive! EMEA
Network with other custom design experts and see the latest enhancements to the Virtuoso platform, including product announcements and roadmaps.
More »


separator

SUBSCRIBE

Get on the mailing list of this quarterly newsletter.
More »

FEEDBACK

We'd like to hear your comments or questions about this newsletter.
More »




March 2007 Volume 5, Issue 1    


  Highlights in this issue:
  New online demos featuring the latest Virtuoso platform release (IC 6.1) »
  Cadence Space-Based Router wins IEC 2007 DesignVision Award »
  CDNLive! Silicon Valley Call for Papers: Submit Your Abstract by April 13 for a chance to win a Nintendo Wii console! »

   Platform news
02/14/07  Cadence Space-Based Router Chosen As Finalist For EDN's 17th Annual Innovation Award »
01/29/07 Cadence Space-Based Router Chosen by DesignCon as DesignVision Award Finalist »
01/25/07 Microelectronics Tapes Out 65nm Mixed-Signal Design Using Cadence Space-Based Router »
12/12/06 Wipro Selects Cadence as Primary Vendor for VLSI and System Design Solutions »
11/09/06  Cadence Behind Success of National 863 Program’s Godson 2E Processor »
  Get the complete news on the Virtuoso® custom design platform »
   Articles
01/30/07 Router wins DesignCon award »
01/30/07  Notes are not enough »
01/26/07  Router improves design and manufacturability »
01/25/07  ST tapes out 65nm mixed-signal design with Cadence router »
11/29/06 Cadence upgrades Virtuoso custom design platform »
11/22/06 Mixed-signal simulation for automotive sensor design with design checking and self-assessment »
11/22/06  Design RFICs with greater speed, accuracy »
   Enhanced Cadence RF Methodology Kit
The newly enhanced Cadence RF Design Methodology Kit (5.2.1) has new features and benefits that provide:
  • System conformance validation of the RFIC through MATLAB/Simulink co-simulations
  • Complete spiral inductor synthesis through an electromigration verification flow
  • Full-chip verification through new “local” envelope technique
  • Noise distribution analysis and quick prototyping of noise isolation schemes
  • Complete PLL simulation guide
   Training & Education Services

For training on the latest features in the easy-to-use, integrated design environment of the new Virtuoso custom design platform (IC 6.1), see our online catalog.

Available now for those migrating to IC 6.1 from previous releases:

  • Virtuoso Platform Update Training: Infrastructure IC 6.1 covers changes to the SKILL programming language, the Cadence Design Framework II environment, and the upgrade from the Cadence CDB database to the OpenAccess database.
  • Virtuoso Platform Update Training: Analog Design IC 6.1 introduces the new features, interface, tools, methods, and use models in the IC 6.1 Virtuoso Analog Design Environment for analog and mixed-signal designs.
  • Virtuoso Platform Update Training: Physical Design IC 6.1 introduces the new features, graphical user interface, and use models in the Virtuoso Layout Suite of tools and methodologies for physical design.

Unsubscribe
Cadence respects your online time and privacy. To unsubscribe from all future Cadence email communications,
please reply to this message and type "UNSUBSCRIBE" in the subject line.

Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134