 |
| |
The
Cadence® Virtuoso® custom design platform eNewsletter
keeps you informed about important issues, technology updates,
and solutions in analog, custom-digital, RF, and mixed-signal
design. This forum strives to address custom design challenges
that are relevant to your needs, so please share your feedback
with us at: virtuoso@cadence.com. |
|
|
|
The
Virtuoso custom design platform—delivering silicon that's right,
on time
Teams working on advanced custom designs face a triple threat—economics,
design complexity, and physical effects. In today’s market,
competitive design requires a fast, silicon-accurate custom
design platform that addresses these issues. To view an interactive
presentation on this topic, please click
here.
|
Cadence
Spins "Secure" DFM Model, Makes Custom Layout Litho
Savvy
Releasing the first fruits of its DFM partnership with ASML,
Cadence unveils a new process model for sharing sensitive IC-manufacturing
data with design tools and a suite that makes the Virtuoso full-custom
layout tool lithography savvy. |
Lithography-aware
Design Enables "Extreme" RET
The continuous progress and improvements in lithography hardware
are not able to sustain the rapid migration to more advanced
nanometer nodes with sub-wavelength features without the help
of EDA software. In moving to 130nm and below, the “data”
content of semiconductor manufacturing — and especially
lithography — is ever increasing. |
Cadence
Litho-aware DFM Tool Aims to Improve Yield
Aiming to extend 193nm lithography to 45nm processes and beyond,
Cadence made strides in improving manufacturing yield with its
Virtuoso Resolution Enhancement Technology (RET) Suite, meant
to integrate lithography awareness directly into the Virtuoso
custom design platform. |
Cadence
Rolls RET into Flow
Resolution enhancement technology (RET) has been a batch process
that takes place after IC layout — but it shouldn't be
that way at 65nm and below, according to Cadence. The company
introduced a tool set that brings "lithography awareness"
into the Virtuoso custom design platform. |
Sirific
Used Cadence Simulator in Designing Its RF Transceiver
Sirific Wireless, a fabless RF semiconductor company, has successfully
designed its single-chip CMOS RF transceiver for HSDPA/WEDGE
using the Cadence Virtuoso UltraSim Full-chip Simulator for
FastSPICE simulation.
|
Cadence
'Catena' Rolls Layout Optimizer
Cadence rolled out Chip Optimizer, a post-route interconnect
optimization tool that claims to improve both performance and
manufacturability.
|
In-house
Startup Delivers DFM Tool
Anyone who says that big EDA companies can't innovate will get
a quick retort from Richard Brashears, head of the Cadence Catena
project, which unveiled its first product.
|
SoC
Transceiver Tool Kit Speeds Optimization of Wi-Fi, UWB, Wimax
Designs
Cadence RF Design Methodology Kit helps wireless chip designers
shorten design cycles and optimize performance by integrating
several point tools and establishing a reliable, proven methodology
for designing transceivers in a 180nm CMOS process.
|
Methodology
Kit Aims at Easing RF IC Design
Cadence released a methodology kit for RF IC design. The kit
includes a complete tool flow from system design through physical
verification, along with a reference design, testbenches, and,
for the first time, harmonic-balance simulation.
|
|
| WHAT'S
NEW |
| Check
out the new Virtuoso Resolution Enhancement Technique (RET)
Suite, which embeds the expertise of the process flow in the
design environment, allowing you to create manufacturable designs
without needing to become an expert in manufacturing. |
|
The
Cadence Designer Network steering committee is pleased to
announce the launch of an enhanced user community website
at www.cdnusers.org.
This site consolidates various former sites into one, providing
a single central location for Cadence users to exchange information
and collaborate on design solutions.
Registered members from the former Virtuoso community are
registered automatically for this new community; your user
name and password are preserved. Technical papers, customer
interviews, and forum postings have all been migrated to the
new community.
Visit www.cdnusers.org
today and find enhanced features such as member-contributed
product reviews and product demonstrations.
|
| FEEDBACK |
We'd
like to hear your comments or questions about this newsletter.
|
|
|
|
|
©2006 Cadence Design Systems, Inc. All rights reserved.
Cadence
respects your online time and privacy.
To unsubscribe from all future Cadence email communications,
please reply to this email and type UNSUBSCRIBE in the subject line.
Cadence
Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
|
NEWS
Intelligently manage parasitic extraction