If you have trouble reading this message, please click here.


News by Design: Speed Up Simulation Time
October 2013
 
 
Cadence Celebrates 25 Years

 
 
Is FastSPICE hitting a wall? That’s precisely the question my colleague Richard Goering asks to kick off October, or what we like to call Simulation Month.

Chip design—driven by increasingly sophisticated applications and shrinking process geometries—continues to get more complex. At the same time, traditional FastSPICE technologies are no longer effective in meeting the verification challenges found at advanced nodes. Richard examines the challenges and possible solutions while Cadence addresses the challenges by launching its Spectre® eXtensive Partitioning Simulator (XPS). Spectre XPS provides capabilities that address increasing parasitics, low-power circuit structures, variation, and other advanced-node challenges. Look to the Spectre XPS landing page for a useful infographic that outlines the tool’s benefits.

As the harvest month draws to a close, Cadence celebrated its 25th anniversary with a series of global events (including the one pictured above, with CEO Lip-Bu Tan at San Jose headquarters). But on the blogs, we’ve been celebrating the industry and looking to the future of electronics for several months. Richard taps into Alberto Sangiovanni-Vincentelli’s vision, while I got some great insight from Jim Hogan. That plus more awaits you here as we celebrate EDA innovation for months to come.

And check out Hogan and Gary Smith as they assess the state of electronics design on our hot new web TV show, Unhinged!. You’re not going to believe what Gary has to say!

Brian Fuller
Editor-in-Chief
 
Connect and Share with Cadence
Facebook Twitter Google+ LinkedIn YouTube Email
P.S. We’re accepting abstracts for CDNLive Silicon Valley, happening March 11-12, 2014, and for CDNLive EMEA, taking place May 19-21, 2014. Share your design experiences and insights with your peers. The Silicon Valley Call for Papers closes on Nov. 15. For EMEA, the abstract deadline is Dec. 12.

 

 
    A comprehensive history of Cadence (as well as other EDA, IP, and FPGA providers) will appear in a forthcoming book, “Fabless: The Transformation of the Semiconductor Industry,” by Daniel Nenni and Paul McLellan. A project of SemiWiki.com, the book provides a detailed overview of the fabless semiconductor industry and is slated for publication in early 2014. Following is an excerpt from the beginning of the chapter that presents the history of Cadence. Read more »


 
 

Blog: Jim Hogan on EDA History
Brian Fuller takes a walk through Cadence history, sharing a few words with tech investor Jim Hogan. Read blog »

White Paper: New FastSPICE Technology
New FastSPICE algorithm in Spectre® XPS cuts performance bottlenecks. Read paper »

Blog: Reflections from Cadence Founder
Richard Goering interviews Alberto Sangiovanni-Vincentelli, Cadence founder, on EDA’s next 25 years. Read blog »

App Note: Spot Design Problems Early
Learn how Spectre XPS circuit checks feature finds design problems early. Read app note »

Article: Next-Gen Ultra HD TV
Learn more about new verification intellectual property (IP) for HDMI 2.0 Read blog »
 
 
 
 
 
October 29 – 31
Santa Clara Convention Center

November 6
Online

November 12-13
Hyatt Regency, Irvine, CA

November 12-December 12
India, Taiwan, China, Japan, France

November 18
Avenue Convention Center, Airport City, Israel

November 19
San Diego and Irvine, CA

November 21
Cadence San Jose Headquarters

For more details on all events, visit Cadence Events.
 
 

© 2013 Cadence Design Systems, Inc. All rights reserved.
Cadence Design Systems, Inc. | 2655 Seely Avenue San Jose, CA 95134