Customer Newsletter - July 2013

If you have trouble reading this message, please click here.

 
  Cadence
 

Editor’s Note: Taming Design Complexity

How do you manage the relentless pace of innovation? Tensilica’s Chris Rowen offers tips from the IP world. I reached back into history to understand how the first U.S. commercial airliner offers lessons for design tradeoffs and innovation. And in some cases, it’s a matter of approaching complexity with a fresh perspective. Richard Goering looks at electrically aware design, tied to Cadence’s Virtuoso® Layout Suite announcement, as one approach to tame increasing design complexity. Check out Cadence.com for more answers and insights to electronics design trends!


Brian Fuller
Editor in Chief
seperator

TSMC Deploys Cadence Virtuoso Custom Design Platform

To design and verify its IP across all mainstream and advanced nodes, including the16nm FinFET process, TSMC has implemented the Cadence® Virtuoso custom and analog design platform.

What’s more, TSMC will provide fully qualified, high-quality native SKILL® process design kits (PDKs) to support all of the advanced features of the Virtuoso 12.1 platform. TSMC’s selection of the Virtuoso platform represents a long-standing collaboration with Cadence and a mutual dedication to helping design engineers address the complexities of advanced node design.


Blog: Q&A: Tensilica Founder Chris Rowen—Perspectives from an IP/SoC Pioneer

Richard Goering sits down for a chat with Chris Rowen, founder of Tensilica and, following the recent Cadence acquisition of Tensilica, now a Cadence fellow.

Rowen shares some insights into why he started Tensilica, why dataplane processing IP is important, and how the Cadence acquisition of Tensilica is advantageous for design engineers.


 
 
 
 
 
CDNLive Comes to Boston

Network, share best practices, and learn new design techniques as our popular user conference comes to Boston for the first time.
Learn more
 
 
Sign Up for MemCon 2013

Reserve your spot for MemCon 2013, August 6 in Santa Clara. Don’t miss the memory industry’s premier technical event!
Register today
 
 
Ricoh Chooses Palladium XP Platform

For faster development of its multifunction printer SoCs, Ricoh has chosen the Cadence Palladium® XP verification computing platform.
Get details
 


© 2013 Cadence Design Systems, Inc. All rights reserved.

Cadence respects your online time and privacy.
To unsubscribe from all future Cadence email communications, please reply to this message and type
UNSUBSCRIBE in the subject line. Please allow up to seven (7) business days for your request to be processed.
Cadence Design Systems, Inc. | 2655 Seely Avenue San Jose, CA 95134