Customer Newsletter - June 2013

If you have trouble reading this message, please click here.

 
  Cadence
 

Editor's Note: Solving Design Complexity One Step at a Time

Design complexity. Speed. Accuracy. If you're like most great designers, you're concerned about these issues and more. This month, we help answer some of your questions in these articles.

A programming note: I've joined Cadence after 20 years with EE Times. Among other things (including the new Fuller View blog), I'll check in with you monthly in this slot. To help us make this newsletter more informative, please take our survey to let us know about the technologies and content you're most interested in.


Brian Fuller
Editor in Chief
seperator

Cadence Tools Certified for TSMC 16nm FinFET and 20nm

If you're designing at advanced nodes, take advantage of a production-ready set of Cadence® design tools certified for TSMC's 20SoC process technology. Several of our SoC development tools have also achieved version 0.1 of design rule manual (DRM) and SPICE model tool certification for TSMC's 16nm FinFET process.

Using these tool chains, you won't miss out on the performance and power advantages of smaller process nodes.


Blog: DAC 2013 Panel: What's Needed to "Fix" Timing Signoff?

Do you think timing signoff innovation has become an oxymoron? Technology experts from several of the industry's leading companies weighed in on this question at a lunch panel sponsored by Cadence at the recent Design Automation Conference in Austin.

Panelists from ARM, Altera, GLOBALFOUNDRIES, and Cadence discussed timing signoff challenges and what they thought needs to happen for design engineers to overcome some of these difficulties.


 
 
 
 
 
STMicro Saves 2 Months in Debug Time

Learn how STMicroelectronics saved two months of debug time using Cadence Incisive® Debug Analyzer.
Read story
 
 
Webinar: Configurable Specman Messaging

Learn how Specman 12.2 lets you control/configure messages based on verification hierarchy location.
Register today
 
 
Meet Us at PCI-SIG Conference

See demos of our low-power, silicon-proven IP for PCI Express Gen3 and much more, June 25-26, in Santa Clara.
Get details
 


© 2013 Cadence Design Systems, Inc. All rights reserved.

Cadence respects your online time and privacy.
To unsubscribe from all future Cadence email communications, please reply to this message and type
UNSUBSCRIBE in the subject line. Please allow up to seven (7) business days for your request to be processed.
Cadence Design Systems, Inc. | 2655 Seely Avenue San Jose, CA 95134