|
Cadence Speeds System and SoC Verification with New Capabilities for Acceleration and Emulation
To help customers streamline their verification process for complex systems and SoCs, and to speed the delivery of next-generation consumer and wireless electronics products, Cadence has expanded our System Development Suite and Verification IP (VIP) Catalog with new capabilities for acceleration and emulation.
These enhancements allow engineers to target various portions of their design using the different verification engines on an as-needed basis, and to find the optimal balance between system performance and accuracy.
Learn more 
|
 |
Cadence Introduces New NVM Express Subsystem
To help you improve performance and reduce power consumption and latency in PCI Express-based SSDs, Cadence introduced the industry’s first fully-integrated subsystem including NVM Express Controller, PCI Express Controller and PCI Express PHY, and firmware.
The high level of integration offered in the subsystem will enable easy implementation of NVM Express in SoC designs, while each IP component may also be purchased separately.
Full story
|
|
Blog: How Specman and e Language Changed IC Verification
Seven years ago Cadence acquired Verisity, the pioneering verification company that developed the e language and the Specman environment.
Learn how the Verisity acquisition changed the Cadence culture, influenced advancements in verification technology, and paved the way for the development of the Universal Verification Methodology (UVM).
Read blog
Read all blogs
|
|
|
|
 |
|
Texas Instruments Accelerates Verification Results
Cadence digital/mixed-signal solution helps TI speed verification results by 300x
More information
|
|
 |
 |
|
Seminar: How to Choose Design IP and Verification IP
Free seminar in Marlborough, MA and Ottawa, Canada
Event details
|
|
|
 |
|
Cadence and Freescale Collaboration
Cadence technology enables Low-Power design and implementation of complex Kinetis SoC
More information
|
|
|
