Customer Newsletter - January 2012

If you have trouble reading this message, please click here.

 
  Cadence
 

Global Unichip and Cadence Strive for Energy Efficiency in Chip Design

Global Unichip (GUC) helps customers around the world develop feature-rich electronic products with ultra-low-power design requirements. To win customers’ confidence in achieving rigorous design specifications on a tight schedule, GUC requires a comprehensive solution that ensures every design step is power domain–aware.

Find out how Cadence Low-Power Design Solution, enabled by the Si2 Common Power Format (CPF), provides GUC with a complete system-to-silicon power-aware tool flow that has enabled tape out of more than 100 low-power designs.


Full details

seperator

Now Available: Definitive Book on Advanced Verification for Today's ICs

Cadence has published a new book to aid verification engineers. "Advanced Verification Topics" describes in great detail the latest techniques and methodologies for verifying today's most complex IP and systems on chips (SoCs).

Penned by eight Cadence verification experts, "Advanced Verification Topics" builds on the prior Cadence book, "A Practical Guide to Adopting the Universal Verification Methodology (UVM)." The new book delves into such topics as metric-driven verification of digital and mixed-signal designs, low-power verification using the UVM, multi-language UVM, and acceleration for the UVM.


Learn more

2011 EDA Standards Update and 2012 Forecast

As system complexity grows and IC process nodes shrink, EDA industry standards are more important than ever. With today's time-to-market pressures, designers cannot afford to waste time due to incompatible formats, tools or methodologies.

Fortunately, 2011 was a productive year for EDA standards developments and 2012 is looking promising as well. This blog post summarizes some key developments at the Accellera Systems Initiative, IEEE, and Silicon Integration Initiative (Si2).


Read blog
Check out the new memory blog!
Read all blogs

 
 
 
Cadence at SPIE 2012 Conference

See our industry-leading DFM and computational lithography solutions
Get more information

 
Cadence Awarded OCP-IP Contributor of the Year

Outstanding work in compliance checking and functional coverage
Read more

 
BIOTRONIK Leverages Unified Digital Flow

Cadence technology helps deliver the market’s most advanced pacemaker
Watch the video

 


© 2012 Cadence Design Systems, Inc. All rights reserved.

Cadence respects your online time and privacy.
To unsubscribe from all future Cadence email communications, please reply to this message and type
UNSUBSCRIBE in the subject line. Please allow up to seven (7) business days for your request to be processed.
Cadence Design Systems, Inc. | 2655 Seely Avenue San Jose, CA 95134