Home > Cadence Korea > Cadence Korea

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *



EDA(Electronics Design Automation)분야의 세계 최대 마켓리더인 케이던스(Cadence Design Systems Inc.)는 전세계 반도체, 통신장비, 멀티미디어 및 가전제품 회사들이 다양한 제품을 적기에 개발하고 생산할 수 있도록 EDA 소프트웨어와 디자인 서비스를 제공하고 있습니다. 미국 캘리포니아주 산호세에 본사를 두고 있으며, 세계 주요지역에 현지법인, 연구소, 디자인센터를 두고 있습니다. 회사소개(About Cadence Korea).



Cadence Demonstrates Flash Memory Offering at 2011 Flash Memory Summit

SAN JOSE, Calif.. 08 Aug 2011

WHO:
Cadence Design Systems, (NASDAQ: CDNS), a leader in global electronic design innovation, showcases its integration-ready, proven flash IP solutions at the 2011 Flash Memory Summit.

WHAT:
Cadence is demonstrating design and verification IP that enable the successful integration of flash memory technology into ASICs and SOCs. Combining technology from both Cadence and the Denali acquisition, the company’s comprehensive offering enables the rapid deployment of systems for storage, enterprise and networking applications.

Demonstrations include:
  • Flash memory controller solutions
  • Advanced low-density parity check (LDPC) error correction technology
  • Host system interfaces including PCI Express solutions
  • Hardware/software integration solutions including verification IP (VIP) and memory models
The company will also participate in two sessions:
  • Session 302: “Non-volatile Design Practices and Methodologies.” Moderated by Bob Pierce, senior technical marketing manager, SoC Realization at Cadence, the panel will look at architectural and design challenges associated with delivering SSD products. Specifically, the session will explore using multiple interfaces that offer higher IOPs (input/output operations per second). Additional topics include CPU challenges and system-level design aspects associated with using FPGAs.
  • Session 307: “PCIe Storage 2.” Ashwin Matta, engineering director, SoC Realization, at Cadence, will present on an implementation of the PCIe Gen3 specification, with features targeted at maximizing flexibility and performance of data access within a storage subsystem.
WHEN:
Exhibit Hours:
Wednesday, August 10, Noon – 2 p.m. and 5:30 – 7 p.m.
Thursday, August 11, Noon – 2 p.m.

Cadence Panels:
Non-volatile Design Practices and Methodologies
Thursday, August 11, 8:30 – 9:40 a.m.

PCIe Storage 2
Thursday, August 11, 2 – 3:15 p.m.

WHERE:
The Flash Memory Summit is being held at the Santa Clara Convention Center in Santa Clara, CA. Demonstrations will take place in the Cadence Booth #206. Sessions will take place in the convention center conference rooms.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Joany Draeger
Cadence Design Systems
joany@cadence.com
408-428-5220
 
케이던스 코리아(유)
경기도 성남시 분당구
금곡동 196. 한전기공빌딩 6층
전화번호 : 031-728-3114(代)
Regional Offices »