Home > Cadence Korea > Cadence Korea

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *



EDA(Electronics Design Automation)분야의 세계 최대 마켓리더인 케이던스(Cadence Design Systems Inc.)는 전세계 반도체, 통신장비, 멀티미디어 및 가전제품 회사들이 다양한 제품을 적기에 개발하고 생산할 수 있도록 EDA 소프트웨어와 디자인 서비스를 제공하고 있습니다. 미국 캘리포니아주 산호세에 본사를 두고 있으며, 세계 주요지역에 현지법인, 연구소, 디자인센터를 두고 있습니다. 회사소개(About Cadence Korea).



Cadence Boosts Verification Productivity for Complex FPGA/ASIC Design

New Capabilities, Coupled with Full Support for the UVM, Drive Holistic Approach to Silicon Realization Through Metric-Driven Verification

SAN JOSE, Calif.. 10 Jan 2011

Cadence Design Systems, Inc. (NASDAQ: CDNS), a global leader in electronic design innovation, today announced significant new advancements to help boost verification productivity for ASIC and FPGA designers. Coupled with full support for the emerging Accellera Universal Verification Methodology (UVM) 1.0 industry standard, the 600-plus new capabilities expand the scope of metric-driven verification (MDV) to help engineers achieve faster, more comprehensive verification closure and Silicon Realization.

The capabilities announced today target inefficiencies that exist in verification flows for many of today’s advanced node designs. As design complexity has grown, verification flows have often become fractured and inefficient, with separate niche flows created to address such challenges as mixed-signal, low-power and formal analysis. The new capabilities bind these niches through MDV and novel technology that supports the unique end-to-end Cadence® approach to Silicon Realization—a key tenet of the EDA360 vision that focuses on unified intent, abstraction and convergence.

With the new release of the Cadence Incisive® technology, verification engineers can merge coverage data from formal analysis and simulation engines within a unified verification plan. Additional abilities that expand the scope of the verification intent include support for enhanced low-power corruption and isolation simulation as well as automation for combining and mixing simulation and formal technologies.

"As the leading supplier of automated test equipment, verification is key to our business," said Rick Burns, senior director of hardware engineering at Teradyne, Inc. "Three years ago, we added MDV to improve the predictability and quality of our FPGA and ASIC development projects. The new Silicon Realization capabilities of Cadence's Incisive digital verification and Virtuoso® analog simulation will lead to further improvement. As a result, our customers can have continued confidence in our development schedules, which will help us close more business."

With this latest technology, earlier bug detection is enabled through additional abstraction capability, including support of the forthcoming UVM 1.0 standard for testbench verification. Leveraging 10 years of experience with methodology leading to the UVM, Cadence is delivering additional methodology support and metrics collection based on the UVM, including low-power, mixed-signal, and acceleration methodologies. Features such as validation of digital mixed-signal models against detailed transistor models, debug support for macros and finite state machines, and reference implementations of these methodologies in the Incisive Verification Kit enable project teams to improve their productivity.

In addition, improving engine performance enables faster convergence of the verification process to the verification plan. For customers running thousands of regression tests, the new Incisive Specman Advanced Option provides reseeding and dynamic loading of e-based tests, multi-core e code compilation, and the ability to shorten debug mixing interpreted and compiled code improving overall productivity by greater than 1.4 times. Other capabilities to speed convergence include support for multi-core formal analysis and 1.3-times faster SystemVerilog testbench simulations.

"Engine-level performance alone is simply not enough to solve the verification problem," said Thomas Anderson, product management group director at Cadence. "Verification has fractured into niches during the past decade as complexity increased and teams needed to focus. This prevented a unified verification flow, making it very difficult to predict the verification process or know where in that process any particular project was. Our metric-driven approach, with the help of these new enhancements, changes all that with a unified verification plan, flow and metrics."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Dean Solov
Cadence Design Systems, Inc.
408-944-7226
dsolov@cadence.com


Cadence, Incisive, Virtuoso and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., in the USA and other countries. All other marks and names are the property of their respective owners.
 
케이던스 코리아(유)
경기도 성남시 분당구
금곡동 196. 한전기공빌딩 6층
전화번호 : 031-728-3114(代)
Regional Offices »