Home > Cadence Korea > Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

 


Virtuoso Analog Design Environment v IC6.1.5

Back to course catalogue
Availability
DatesLocations
28 Aug 2014 - 29 Aug 2014Bundang, Pangyo , Korea교육등록마감

Course TitleVirtuoso Analog Design Environment v IC6.1.5
Course CategoryCustom IC Design – Virtuoso
Duration2 Days
Product VersionIC 6.1.5
InstructorSC LEE

“The training was super! I totally enjoyed the atmosphere and HOW MUCH I could learn! The trainer was very supportive and also solved tasks which were out of course scope! Thanks a lot!”

 

(Sabine Salzmann, Infineon Technologies, March 2013)

Course Description

In this course, you use the Virtuoso® Analog Design Environment L software to set up and control analog and mixed-signal simulations. You run analog simulations using the Spectre® simulator. You also explore the Spectre Turbo and UltraSim simulators. You explore and run simulations with the Virtuoso Accelerated Parallel Simulator (APS). You display and analyze simulation results in the new Virtuoso Visualization and Analysis XL waveform display tool that is introduced in the IC 6.1.5 release. You run specialized simulations, including device checking and DC match. You use Virtuoso options to run electromigration and IR-drop analysis. You apply the OCEAN scripting language to run simulations in batch mode.

Learning Objectives

After completing this course, you will be able to:

o   Simulate circuits with the Virtuoso Spectre Circuit simulator, Spectre Turbo, UltraSim full-chip simulator and the Virtuoso Accelerated Parallel Simulator

o   Analyze simulation results with the Virtuoso Visualization and Analysis XL waveform display tool

o   Modify output waveforms using the calculator and available assistants and workspaces.

o   Use the Direct Plot utility

o   Use dependent expressions to create and set outputs

o   Run parametric and stability analyses

o   Use the Component Description Format (CDF) to modify component parameters

o   Use the Hierarchy Editor to create design configurations

o   Use macromodels, subcircuits, and inline subcircuits in your design

o   Determine IR-drop and electromigration issues in a design layout

o   Use the Open Command Environment for Analysis (OCEAN) scripting language to run batch simulations

Software Used in This Course

o   Virtuoso Analog Design Environment L

o   Virtuoso Spectre Circuit Simulator

o   Virtuoso UltraSim Simulator L

Software Release(s)

o   IC 6.1.5, MMSIM 10.1

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

 

 

o   Getting Started

o   Introduction to Virtuoso Analog Design Environment L

o   Analog Simulation Details

o   Displaying Simulation Results  

o   Analyzing Simulation Results

o   Exploring Design Limits

o   Component Description Format (CDF)

o   Macromodels, Subcircuits, and Inline Subcircuits

o   Using the Hierarchy Editor

o   IR-Drop and Electromigration Analyses

o   Using SKILL and the OCEAN Scripting Language

Audience

o   Analog Designers

o   Analog/Mixed-Signal IC Designers

o   Custom Circuit Designers

Prerequisites

You must have experience with or already have knowledge of the following:

o   UNIX or Linux OS

You must have experience with the following software:

o   Virtuoso® Schematic Editor

 
케이던스 코리아(유)
경기도 성남시 분당구 판교로 344
엠텍IT타워 9층/2층(교육장)
(구. 삼평동 688-1)
전화번호: 031-728-3111(代)
Regional Offices »