Home > Cadence Korea > Cadence Korea

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *



EDA(Electronics Design Automation)분야의 세계 최대 마켓리더인 케이던스(Cadence Design Systems Inc.)는 전세계 반도체, 통신장비, 멀티미디어 및 가전제품 회사들이 다양한 제품을 적기에 개발하고 생산할 수 있도록 EDA 소프트웨어와 디자인 서비스를 제공하고 있습니다. 미국 캘리포니아주 산호세에 본사를 두고 있으며, 세계 주요지역에 현지법인, 연구소, 디자인센터를 두고 있습니다. 회사소개(About Cadence Korea).



Tilera Speeds Up Power Signoff Flow for TILE-Gx72 Processor with Cadence Voltus IC Power Integrity Solution

SAN JOSE, Calif.. 19 Nov 2013

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that Tilera Corp. achieved an 8X run-time performance improvement for power signoff of its largest design to date, the TILE-Gx72 processor using the new Cadence® Voltus™ IC Power Integrity Solution. Without any loss of accuracy, Tilera cut power signoff runtime for this highly integrated 72 core system-on-a-chip design from 65 hours to 8 hours for dynamic analysis and from 12 hours to 2.5 hours for static analysis.

“As the global leader in manycore processors, it is critical that Tilera selects the best design signoff technologies to achieve optimum performance-per-watt in our products while meeting aggressive time-to-market requirements,” said John F. Brown III, vice president of IC Engineering at Tilera. “The Voltus product’s advanced parallel computation significantly reduced the power signoff runtime on our most recent TILE-Gx processor. This superior performance allows our engineers to cut the power signoff iteration procedure from days to hours and achieve the best in quality in our designs.”

The enabling technologies behind the Voltus IC Power Integrity Solution include a new massively distributed parallel power integrity engine and hierarchical analysis technology that can run designs of up to 1 billion instances and with up to 10X performance gains over competing products. The Voltus solution can be used as a standalone power signoff tool, but it provides even greater value to its users through its integration with several key Cadence tools - the Tempus™, Encounter®, Palladium®, Allegro®, Sigrity®, and Virtuoso® platforms. This combined design implementation and signoff eco-system provides the industry’s most efficient and fastest design closure flow.

Learn more about Voltus IC Power Integrity Solution at www.cadence.com/news/Voltus.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Cadence Newsroom
408-944-7039
newsroom@cadence.com


© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, Allegro, Encounter, Palladium, Sigrity, and Virtuoso are registered trademarks of, and Tempus and Voltus are trademarks of, Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
 
케이던스 코리아(유)
경기도 성남시 분당구
금곡동 196. 한전기공빌딩 6층
전화번호 : 031-728-3114(代)
Regional Offices »