Home > Cadence Korea > Cadence Korea

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *



EDA(Electronics Design Automation)분야의 세계 최대 마켓리더인 케이던스(Cadence Design Systems Inc.)는 전세계 반도체, 통신장비, 멀티미디어 및 가전제품 회사들이 다양한 제품을 적기에 개발하고 생산할 수 있도록 EDA 소프트웨어와 디자인 서비스를 제공하고 있습니다. 미국 캘리포니아주 산호세에 본사를 두고 있으며, 세계 주요지역에 현지법인, 연구소, 디자인센터를 두고 있습니다. 회사소개(About Cadence Korea).



Cadence Solutions Enable Successful Tape Out of 20-Nanometer SoC Test Chip by Global Unichip Corporation

Cadence Encounter Digital Implementation System and Cadence Litho Physical Analyzer Reduce Risk and Shorten Design Cycle

SAN JOSE, Calif.. 09 Jul 2013

Cadence Design Systems (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that the design services company, Global Unichip Corporation (GUC), utilized the Cadence® Encounter® Digital Implementation System (EDI) and Cadence Litho Physical Analyzer to successfully complete the tape out of a 20nm system-on-a-chip (SoC) test chip. Engineers from the two companies collaborated closely using the Cadence solutions to overcome implementation and DFM verification challenges to complete the design.

During development, GUC utilized the Cadence Encounter solution to support all of the complex steps in a 20nm place and route flow, including double patterning library preparation, placement, clock tree synthesis, hold fixing, routing and post route optimization. GUC also utilized Cadence Litho Physical Analyzer for DFM verification, turning the uncertainty of 20nm process variations into predictable impacts that helped reduce the design cycle.

“We selected Cadence as a partner for this development because of their proven success at advanced nodes,” said Kevin Tseng, Director of design methodology division at GUC. “The successful tape out of this 20nm SoC test chip on a TSMC process is a direct result of our close collaboration and the capabilities of the Cadence Encounter and DFM solutions.”

“As customers move to 20nm, they are faced with new challenges such as double patterning and process variations that greatly increase risk,” said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. “Cadence has addressed these advanced node challenges in both our implementation as well as DFM verification tools. The company is working closely with partners to validate these new flows to reduce risk and make it easier for customers to move to the 20nm process node with confidence.”

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Dean Solov
Cadence Design Systems, Inc.
408-944-7226
newsroom@cadence.com


©2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Encounter and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
 
케이던스 코리아(유)
경기도 성남시 분당구
금곡동 196. 한전기공빌딩 6층
전화번호 : 031-728-3114(代)
Regional Offices »