Home > Cadence Korea > Cadence Korea

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *



EDA(Electronics Design Automation)분야의 세계 최대 마켓리더인 케이던스(Cadence Design Systems Inc.)는 전세계 반도체, 통신장비, 멀티미디어 및 가전제품 회사들이 다양한 제품을 적기에 개발하고 생산할 수 있도록 EDA 소프트웨어와 디자인 서비스를 제공하고 있습니다. 미국 캘리포니아주 산호세에 본사를 두고 있으며, 세계 주요지역에 현지법인, 연구소, 디자인센터를 두고 있습니다. 회사소개(About Cadence Korea).



PMC Adopts Cadence Physical Verification System as Signoff Technology for Large Complex SoC

SAN JOSE, Calif.. 30 May 2013

HIGHLIGHTS
  • PMC is producing working silicon on 65- and 40-nanometer designs, and is currently deploying the product for its 28-nanometer designs.
  • Technology chosen for turnaround time and ready foundry support
  • Physical Verification System signoff decks certified by major foundries
Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that PMC® has adopted the Cadence® Physical Verification System as signoff technology for its global design centers. PMC has used the Physical Verification System for several successful tapeouts, including PMC’s DIGI 120, described as the industry’s only single-chip processor supporting 10G, 40G and 100G speeds for OTN transport, aggregation and switching. The device, with 200+ million gates and 180+ Mbits of RAM, is the largest production SoC that PMC has delivered.

“With the Cadence engineering team’s strong support, we conducted a thorough evaluation of the Cadence Physical Verification System and then integrated it into our flow,” said Colin Harris, chief operating officer and general manager of the Communications Business Unit at PMC. “It is in production use by our worldwide design teams, and the successful tapeout of our largest SoC ever confirmed that the Cadence Physical Verification System is able to manage the complexity of advanced designs with extremely fast turnaround time.”

“After years of using another product for its physical verification, PMC is seeing great success with the Cadence Physical Verification System,” said Dr. Chi-Ping Hsu, senior vice president, research and development of the Silicon Realization Group at Cadence. “With our focused commitment to signoff technology development, PMC now has a top-flight solution to help move their designs faster to manufacturing.”

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Dean Solov
Cadence Design Systems, Inc.
408-944-7226
dsolov@cadence.com


Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
 
케이던스 코리아(유)
경기도 성남시 분당구
금곡동 196. 한전기공빌딩 6층
전화번호 : 031-728-3114(代)
Regional Offices »