Home > Cadence Korea > Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

 


Allegro PCB Librarian v16.5

Back to course catalogue
Availability
No dates are currently scheduled. To express interest in this course, contact Cadence Training

Course TitleAllegro PCB Librarian v16.5
Course CategorySystem Interconnect Design – Allegro & OrCAD
Duration1 Day
Product Versionv16.5

Course Description

In this course, you learn to create schematic libraries for Allegro® Design Entry HDL and footprint libraries for use with the Allegro PCB Editor. About 75% of the course time is focused on front-end schematic library development, and the remaining 25% is spent on back-end footprint creation. You create a project area for building schematic symbols, pin maps, part tables, and package symbols. You also test these part definitions in a front-to-back flow.

 

Allegro PCB Editor footprint creation is also covered in the Allegro PCB Editor course. See the list of Related Courses below.

Learning Objectives

After completing this course, you will be able to:

o   Set up for library development

o   Create symbol, package, part table, and simulation views

o   Build padstacks and package symbols

o   Test parts

o   Create asymmetrical and split parts, and build new parts from existing ones

Software Used in This Course

o   Allegro PCB Librarian

Software Release(s)

o   SPB 16.5

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

 

 

o   Explore a library using the library development tools

o   Create a directory structure for building and testing Design Entry HDL and PCB Editor parts

o   Create a symbol, chips, part table, and simulation view

o   Test parts by simulating use in a design flow

o   Release the new parts for general use

o   Create a CMOS octal transparent latch

o   Use Design Entry HDL to modify symbol graphics

o   Create a CMOS quad buffer

o   Explore Part Developer setup options

o   Create a resistor pack

o   Create a CMOS octal transceiver

o   Make a new Design Entry HDL part from an existing part

o   Create an asymmetrical symbol

o   Create a symbol from an Excel file

o   Create PCB Editor padstacks and flash symbols

o   Create PCB Editor package symbols manually

o   Create PCB Editor package symbols using the Symbol Wizard

o   Create a PCB Editor package symbol that uses a pad-shape symbol

o   Create a PCB Editor board symbol

Audience

o   Library Developers

Prerequisites

o   There are no prerequisites for this course.

 
케이던스 코리아(유)
경기도 성남시 분당구 판교로
344 엠텍IT타워 9층
(구. 삼평동 688-1)
전화번호: 031-728-3114(代)
Regional Offices »