Home > Cadence Korea > Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

 


Specman Elite Basics for Verification Environment Users & Developers v10.2

Back to course catalogue
Availability
No dates are currently scheduled. To express interest in this course, contact Cadence Training

Course TitleSpecman Elite Basics for Verification Environment Users & Developers v10.2
Course CategoryFunctional Verification – Incisive
Duration5 days
Product Versionv10.2

Specman Elite Basics for Verification Environment Users v10.2

Course Description

In this course you will learn how to use a verification environment created with the e language for the Incisive® Enterprise Specman Elite® product.

The course serves as an introduction to the language and is based on a metric-driven verification methodology that is applicable for a broad range of designs. The material only focuses on how to use an e-based Specman verification environment, where it is assumed that someone else has actually developed the environment. All lessons are in the context of the Universal Verification Methodology (UVM) reuse methodology and attention is given to teaching practical debug skills.

The lessons include:

o   Metric-driven verification methodology

o   e language basics

o   Stimulus generation

o   Interaction with an HDL simulator

o   Collection and analysis of functional coverage

This course provides hands-on experience, with a mixture of lecture and labs.

This course serves as the introduction to and is a prerequisite for the three-day course, "Specman Elite Basics for Verification Environment Developers.”

Learning Objectives

After completing this course, you will be able to:

o   Explain the coverage-driven verification methodology

o   Briefly explain object-oriented programming in the elanguage

o   Define and import a simple struct

o   Generate constrained random stimulus using structs and struct members (constraints, methods, and lists)

o   Methodically vary the constrained random stimulus using struct extensions

o   Use the simulator/testbench interface that the environment developer provides

o   Use and enhance the sequence libraries provided by the environment developer

o   Measure achievement of the verification plan goals using functional coverage

Software Used in This Course

Incisive Enterprise Specman Simulator

Software Release(s)

o   INCISIV10.2

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

 

o   Introduction

o   Basics of the e language

o   Stimulus creation

o   Labs interleaved with lecture

o   Stimulus variation

o   Regular and Time Consuming Methods (TCM�s)

o   Running Specman with HDL Simulator

o   ereuse methodology and using sequences

o   Introduction to functional coverage

o   Labs interleaved with lecture

Audience

o   Verification engineers desiring to interact with an existing e-based verification environment.

Prerequisites

o   An understanding of basic concepts of design verification

o   Some programming experience is desireable

 

 

Specman Elite Basics for Verification Environment Developers v10.2

 

Course Description

This course teaches you how to create a modular, reusable verification environment using the e language and the Incisive® Enterprise Specman Elite® tool. The course is based on a coverage-driven verification methodology that is applicable for a broad range of designs and goes far beyond the traditional directed-test methodology.

Lessons include stimulus generation using sequences, checking results using scoreboards and assertions, collecting and analyzing functional coverage and designing verification for reuse using the Universal Verification Methodology (UVM) and the UVM e library.

There is also a lecture on new Specman features which massively improve productivity and reduce debugging time.

This course provides hands-on experience, with a mix of lecture and labs.

This course is delivered after the "Specman Elite Basics for Verification Environment Users" course, which is a prerequisite and serves as an introduction and foundation to this course.

Learning Objectives

After completing this course, you will be able to:

o   Apply coverage-driven techniques to verify a design

o   Create reusable verification components (UVCs) using the e verification language and the UVM e library to build scalable testbench environments

o   Write checking, coverage, and stimulus code via sequences in the e verification language

Upon completion of this course you will have a better understanding of verification methodologies, and be able to apply these methodologies to rapidly create an efficient environment for thorough design verification.

Software Used in This Course

Incisive Enterprise Specman Simulator

Software Release(s)

o   INCISIV102

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

 

o   About this course

o   Architecting the verification environment

o   BFMs and monitors

o   The sequence environment

o   Controlling the verification environment

o   Verification environment API

o   Data checking

o   Temporal checking

o   Advanced coverage concepts

o   Specman Advanced Option (SAO) productivity enhancements

o   Structured Debug Messages (SDM�s)

Audience

Verification environment developers who need to learn how to program in an object-oriented language, and how to create reusable coverage-driven verification environments using e. This is the subset of verification engineers on a project who need to develop the verification environment, whereas the remaining engineers will use the verification environment.

Prerequisites

o   Knowledge of an HDL language

o   Some programming experience

o   Completing the “Specman Elite Basics for Verification Environment Users” course.

 

 
케이던스 코리아(유)
경기도 성남시 분당구 판교로 344
엠텍IT타워 9층/2층(교육장)
(구. 삼평동 688-1)
전화번호: 031-728-3111(代)
Regional Offices »