If you have trouble reading this message, please click here.
January 2012
Corporate News and Events
Here's How Cadence Design Systems Is Making You So Much Cash
India: Semiconductor Industry Hopes National Policy Will Help Create an Ecosystem
VLSI Sector To Generate 75k Jobs By 2015
What to Expect in 2012
2012: Interesting year for Indian electronics industry

Silicon Realization News
(Custom / Analog, Digital IC, Functional Verification, PCB & IC Packaging, Front End Design)

Functional Verification - Silicon Laboratories Improves Verification Speed and Product Quality Using Incisive Enterprise Simulator
Functional Verification - New Book! Advanced Verification Topics
Custom / Analog Digital IC - Pre and Post Layout Electrical Rule Checking using PVS Programmable ERC (PERC)

Communities and Blogs
Custom/Analog - All Things Analog – Video Interviews with Experts
Digital - Synthesis User Panel: Power Dominates Front End Design
Digital - User View: “Multi-Mode” Synthesis Approach Includes Power Optimization
Functional Verification - Free Formal and ABV Webinar Recordings from 2011 Online Now!
Functional Verification - Video: Bob Kurshan, Cadence Fellow and Incisive Formal R&D Leader, talks about Formal Engine Tech
Low Power - Low Power Design in 2011 and Predictions for 2012

Functional Verification - Free, On-Demand “Tech on Tour” – Digital, Custom/Analog, and PCB

SoC Realization News

Design IP - Elpida Memory Starts Sample Shipments of Wide IO and LPDDR3
Design IP - JEDEC Publishes Standard for Wide I/O Mobile DRAM

Design IP - NAND Flash Controller Technical Brief

Communities and Blogs
Design IP - Is 2012 the Year ONFI 3.0 Takes Off? Intel, Micron, and Cadence Say Yes
Design IP - Open NAND Flash Interface (ONFi 3.0) – Faster Throughput for SoC Designs

System Realization News

HW and SW Platforms - What To Expect In 2012 - System Level Challeges
TLM-Driven Design and Verification - Virtual Platforms and TLMs Going Mainstream
Verification IP - Cadence Wins OCP-IP Contributor of the Year Award

PCB Design - Cadence PCB Signal and Power Integrity 3-Day Event Featuring Robert Hanson
Verification IP - The Return of Memcon in 2012!

Communities and Blogs
HW and SW Platforms - Creating the Zynq Virtual Platform, Including Errata
HW and SW Platforms - Equne Anatomy, Pax Romana and the Reach of Standards
HW and SW Platforms - One Oil Change and Update my Car to the Latest Software Patch, Please!
PCB Design - What's Good About Allegro Differential Pair Updates? Look to SPB16.5 and See!
TLM-Driven Design and Verification - High Level Synthesis for a Control-Dominated Design?

Forward this mail to a friend/colleague | Feedback
For more information, log on to www.cadence.com
Cadence respects your online time and privacy.
To unsubscribe from all future Cadence email communications, Please click here